# ECEN 449 - Microprocessor System Design 



## Verilog

## Objectives of this Lecture Unit

- Get a feel for the basics of Verilog
- The focus of this unit will be along two separate but equally relevant axes
- We will cover the semantics of Verilog and different modeling styles
- Also we will cover syntax issues. For this portion, additional resources are also provided on the website.
- In general Verilog is quite rich, and therefore, there are many ways to achieve the same design goal
- We will focus on the syntax that is most common, especially from a synthesizability point of view.


## Hardware Description Languages (HDLs)

- What is a HDL, why is it useful
- The Verilog HDL
- Modelling a simple circuit in Verilog
- Gate level
- Dataflow
- Procedural
- Synthesizable Verilog
- Testbenches
- Syntax coverage


## Hardware Description Language (HDLs)

- A HDL is a programming language which is tuned to describe hardware
- HDLs allow us to design and simulate a design at a higher level of abstraction
- Result = higher designer productivity
- HDLs also have accompanying synthesis tools which allow the designer to obtain an implementation from HDL code.
- Further improvement in designer productivity
- FPGA based design flows use HDLs heavily!


## Common HDLs

- There are mainly two HDLs in use today
- Verilog HDL
- VHDL
- VHDL is the somewhat more common
- Standard developed by US DoD
- VHDL = (Very High Speed Integrated Circuit) HDL
- We choose Verilog for this class because
- It is easier to use and teach
- Resembles "C" and hence easier to learn.
- Which one is "better"?
- This is the topic of much debate


## Verilog HDL

- Verilog constructs are use defined keywords
- Examples: and, or, wire, input, output
- One important construct is the module
- Modules have inputs and outputs
- Modules can be built up of Verilog primitives or of user defined submodules.


## A Structural Design - XOR



Built-in gates
not invA (abar, a);
not invB (bbar, b);
and and1 (t1, a, bbar);
and and2 (t2, b, abar);
or or1 (out, t1, t2);
endmodule

## Instance name

- Composition of primitive gates to form more complex module


## Another Simple Circuit (in Structural Verilog)



Fig. 3-37 Circuit to Demonstrate HDL

```
module smpl_circuit(A,B,C,x,y);
    input A,B,C;
    output x,y;
    wire e;
    and g1(e,A,B);
    not g2(y, C);
    or g3(x,e,y);
endmodule
```


## Structural Verilog

- Just specifies primitive gates and wires
- In other words, the structure of a logical netlist
- Useful if you know exactly what logic you want to generate
- Not useful for large designs, where we want to specify the design at a higher level of abstraction
- It is crucial to design at a higher level of abstraction in this case, since structural design would be tedious and error prone
- In such a case, we will describe the circuit at a high level of abstraction, and let the CAD tools realize the detailed design (by performing the steps of synthesis, mapping, placement+routing, and generation of the netlist (in an FPGA, this is the bitgen file)
- In special cases, delay or area-critical sub-blocks can be designed in structural manner, while the rest of the logic could be at a higher level of abstraction (typically described in the behavioral fashion).


## Simple Circuit - Comments

- The module starts with module keyword and finishes with endmodule.
- Internal signals are named with wire.
- Comments follow //
- input and output are ports. These are placed at the start of the module definition.
- Each statement ends with a semicolon, except endmodule.


## Adding Delays

- To simulate a circuit's real world behaviour it is important that propagation delays are included.
- The units of time for the simulation can be specified with timescale.
- Default is 1 ns with precision of 100ps
- Component delays are specified as \#(delay)
- BUT REMEMBER - these delays will NOT synthesize.
- Useful only for simulation and verification of your design.


## Simple Circuit with Delay

## module

circuit_with_delay
( $A, B, C, x, y$ ) ;
input $A, B, C ;$
output x,y;
wire e;
and \#(30) g1(e, A, B);
or \#(20) g3(x,e,y);
not \#(10) g2(y,C);
endmodule


Fig. 3-37 Circuit to Demonstrate HDL

| Time <br> (ns) | Input <br> A B C | Output <br> y e x |
| :---: | :---: | :---: |
| 0 | 000 | 101 |
| 0 | 111 | 101 |
| 10 | 111 | 001 |
| 20 | 111 | 001 |
| 30 | 111 | 010 |
| 40 | 111 | 010 |
| 50 | 111 | 011 |

## Structural Model

- Built-in gate primitives:
and, nand, nor, or, xor, xnor, buf, not, bufif0, bufif1, notife, notif1
- Usage:
nand (out, in1, in2); 2-input NAND without delay and \#2 (out, in1, in2, in3); 3-input AND with 2 t.u. delay not \#1 N1(out, in); NOT with 1 t.u. delay and instance name xor X1(out, in1, in2); 2-input XOR with instance name


## Dataflow modelling

- Another level of abstraction is to model dataflow.
- In dataflow models, signals are continuously assigned values using the assign keyword.
- assign can be used with Boolean expressions.
- Verilog uses \& (and), \| (or), ^ (xor) and ~ (not)
- Logic expressions and binary arithmetic are also possible.
assign \#10 out = i1 \& i2;
- Left hand side must be a net of some kind (scalar or vector), not a register
- Right hand side can be registers, nets.
- Continuous assignments are always active. Execution hard to trace
- They are evaluated whenever a right hand side operand changes value
- Delays (inertial) can be added to represent component delays
- LHS evaluates when there is an event on the RHS (therefore independent of ordering of assign statements in the code)


## Simple Circuit Boolean Expression



Fig. 3-37 Circuit to Demonstrate HDL

$$
\begin{aligned}
& \mathrm{x}=\mathrm{A} \cdot \mathrm{~B}+\overline{\mathrm{C}} \\
& \mathrm{y}=\overline{\mathrm{C}}
\end{aligned}
$$

Dataflow Description of Simple Circuit
//Circuit specified with Boolean equations
module circuit_bln (x,y,A,B,C);
input A, B, C;
output $x, y$;
$\left.\begin{array}{l}\text { assign } x=\left(\left.\begin{array}{l}\text { \& } B)\end{array} \right\rvert\, \sim C ;\right. \\ \text { assign } y=\sim C ;\end{array}\right\} \begin{aligned} & \text { Order does not } \\ & \text { matter! }\end{aligned}$
endmodule

## Multiplexor

- Multiplexor is a combinational circuit where an input is chosen by a select signal.
- Two input mux
- output $=$ A if select $=1$
- output= $B$ if select $=0$



## Dataflow description of 2-input Mux

- Conditional operator ? : takes three operands: condition? true_expression : false_expression
module mux2x1_df (A,B,select,OUT); input $A, B$, select;
output OUT;
assign OUT = select ? A : B; endmodule


## Behavioural Modelling

- Represents circuits at functional and algorithmic level.
- Use procedural statements similar in concept to procedural programming languages (e.g. C, Java),
- Behavioural modelling is mostly used to represent sequential circuits.
- We still specify a module in Verilog with inputs and outputs...
- But inside the module we write code to specify the behavior we want, NOT what gates (structure) to connect to make it happen
- Why use behavioral models
- For high-level specs to drive logic synthesis tools


## Behavioural Modelling

- Behavioural models place procedural statements in a block after the always keyword.
- The always keyword takes a list of variables which represent a trigger condition. The block of statements is executed whenever the trigger is TRUE.
- The target variables are of type reg. This type retains its value until a new value is assigned.
- Behavioral models may also have initial blocks.
- The block executes only once
- By default, starts at time 0
- Often used for initialization


## Always Blocks

- Module may have any number of always blocks
- Allow us to represent parallelism in hardware.



## Behavioral Description of an XOR

```
module xorB(X, Y, Z);
    input X, Y;
    output Z;
    reg Z;
    always @ (X or Y)
        Z = X ^ Y;
endmodule
```

- Unusual parts of above Verilog
- "always @ (X or Y)" => whenever X or Y changes, do the following statement
- "reg" is only type of behavioral data that can be changed in assignment, so must redeclare Z
- Default is single bit data types: X, Y, Z


## Behavioural description of 2-input Mux

module mux2x1_bh(A, $B$, select,OUT); input $A, B$, select;
output OUT;
reg OUT;
always @ (select or A or B)
if (select == 1) OUT = A;
else OUT = B;
endmodule

## Behavioral example

- Behavioral edge-triggered DFF implem
module dff(Q, D, Clk);
output Q;
input D, Clk;
reg Q;
wire D, Clk;
always @(posedge Clk)
Q = D;
endmodule


## Another Behavioral Example


always @(res or posedge clk) begin if (res) begin

Y = 0;
W = 0;
end
else begin
$Y=a \& b ;$
W = ~C;
end
end

## Blocking Assignments

- Represented with an = sign
- All blocking assignments are executed in sequence

```
module dummy;
reg x, y, z;
reg [15:0] reg_a, reg_b;
integer count;
initial
begin
    x = 0; Y = 1; z = 1;
    count = 0;
    reg_a = 16'b0;
    reg_b = reg_a;
    reg_a[2] = #15 1;
    reg_b[15:13] = #10 {x, y, z};
    count = count + 1;
end
```


## Non-blocking Assignments

- Represented with a <= sign
- All non-blocking assignments are executed in parallel
- Try not to mix with blocking assignments
module dummy;
reg $x, y, z ;$
reg [15:0] reg_a, reg_b;
integer count;
initial
begin

```
x = 0; Y = 1; z = 1;
count = 0;
    reg_a[2] <= #15 1;
    reg_b[15:13] <= #10 {x, y, z};
    count = count + 1;
```

end

## Blocking or Non-blocking???

- Blocking is harder to reason about.
- Also hardware does not work in a blocking (sequential way)
- So generally you should use non-blocking assignments
- Easier to synthesize
- Models parallelism which is inherent in the hardware


## Two kinds of Delays in Verilog

- Inertial Delay - consider the statement
assign \#4 x = z;
- It's delay behavior is called "inertial" delay
- Applicable for gate level primitives and continuous assignments
- Transport delay - consider the statement
always @(z)
y <= \#4 z;

- Its delay is called "transport" delay
- Applicable in non-blocking assignments


## Delving Deeper

- So far, we saw how some sample circuits are represented in the three styles
- In the next part of this lecture unit, we will talk about
- Logic values in Verilog
- How to represent hierarchical designs
- Testbenches
- How to represent sequential logic
- Synthesizability Tips
- Syntax examples (will not go over in class in any detail, this portion of the notes is for your reference)


## Four-Valued Logic

- Verilog Logic Values
- The underlying data representation allows for any bit to have one of four values
- $1,0, x$ (unknown), $z$ (high impedance)
- $x$ - one of: $1,0, z$, or in the state of change
- z - the high impedance output of a tri-state gate.
- What basis do these have in reality?
- z ... An output is high impedance. Tri-stated outputs are a real electrical affect.
- x ... not a real value. There is no real gate that drives an x on to a wire. x is used as a debugging aid. x means the simulator can't determine the answer and so maybe you should worry! All values in a simulation start as x .
- Verilog keeps track of more values than these in some situations.


## Four-Valued Logic

- Logic with multi-level logic values
- Logic with these four values make sense
- Nand anything with a 0 , and you get a 1 . This includes having an x or z on the other input. That's the nature of the nand gate
- Nand two x's and you get an x - makes sense!
- Note: z treated as an x on input. Their rows and columns are the same
- If you forget to connect an input ... it will be seen as an z .
- At the start of simulation, everything is an x .



A 4-valued truth table for a Nand gate with two inputs

## How to Represent Hierarchy in your Design

- First write the modules for each block of the hierarchy
- Then wire them up (next page)
module $\mathrm{B} 1(\mathrm{a}, \mathrm{b}, \mathrm{c})$;
endmodule
module B2(a, b, c, d);
endmodule
 module B3(x, y, z);
endmodule


## Port Mapping (Connecting things up)

module $B 1(q, w, e, f) ;$ input q, w; input [3:0] e; output [1:0] f;
endmodule
module top(a,b, c, d);
B1 b1 (w, q, a, c);
endmodule

Module B1 declared


Module B1 instantiated, instance is called myinst in this case

## Example (Dataflow, with hierarchy)



```
module half_adder(S, C, A, B);
output S, C;
input A, B;
wire S, C, A, B;
assign S = A ^ B;
assign C = A & B;
endmodule
```


## Creating a Full Adder using Half Adder instances



## Hierarchical Names



Remember to use instance names, not module names

## Verification

- Use testbench to verify your design
- Special Verilog file for simulating and testing your design
- Instantiates the module to be tested
- Contains code to apply stimulus to the module under test, and monitor the correctness of the response



## Sample Testbench

```
module top_test;
wire [1:0] t_out; // Top's signals
reg [3:0] t_in;
reg clk;
top inst(t_out, t_in, clk); // Top's instance
initial begin // Generate clock
    clk = 0;
    forever #10 clk = ~clk;
end
initial begin // Generate remaining inputs
    $monitor($time, " %b -> %b", t_in, t_out);
    #5 t_in = 4'b0101;
    #20 t_in = 4'b1110;
    #20 t_in[0] = 1;
    #300 $finish;
end
endmodule
```


## Sequential Logic

//Parallel to Serial converter module ParToSer(LD, X, out, CLK); input [3:0] X; input LD, CLK; output out;
reg out;
reg [3:0] Q;
assign out = Q[0];
always @ (posedge CLK)
if (LD) Q=X;
else $Q=Q \gg 1$;
endmodule // mux2
module FF (CLK, Q, D);
input D, CLK;
output Q; reg Q;
always @ (posedge CLK) Q=D;
endmodule // FF


- Notes:
-"always @ (posedge CLK)" forces Q register to be rewritten every simulation cycle.
- ">>" operator does right shift (shifts in a zero on the left).
- Shifts on non-reg variables can be done with concatenation:

```
wire [3:0] A, B;
assign B = {1'b0, A[3:1]}
```


## Sequential Logic - another example

```
module mealy (A, CLK, Z);
    input A, CLK;
    output Z;
    reg Z;
    always @(posedge CLK)
    Pstate = Nstate; // synchronous part
    always @(Pstate or A) begin: COMBINPART
        case (Pstate)
        ST0:
        if(A)
            begin
                Z=1;
                Nstate = ST3;
                end
                else z=0
                ST1:
                if(A)
                begin
                    Z=0;
                    Nstate = ST2;
                end
                else
                    z=0;
                <ETC><ETC>
        endcase
    end
endmodule
```


## Synthesizability Tips

- If you want to synthesize your Verilog code, here are some tips
- Do not use delays in your code
- Watch for blocking and non-blocking assignments (next slide)
- Watch out for complete assignments (2 slides after next)


## Blocking and Non-blocking

Bad: Circuit from blocking assignment.


Good: Circuit from nonblocking assignment.


## "Complete" Assignments

- If an always block executes, and a variable is not assigned
- Variable keeps its old value (this needs state!!)
- Hence latch is inserted (inferred memory)
- This is usually not what you want: dangerous for the novice!
- So to aviod this, any variable assigned in an always block should be assigned for any (and every!) execution of the block


## Incomplete Triggers

- Leaving out an input trigger usually results in a sequential circuit
- Example: The output of this "and" gate depends on the input history (a latch will be inferred on in2).

```
module and_gate (out, in1, in2);
    input in1, in2;
    output out;
    reg out;
    always @(in1) begin
        out = in1 & in2;
    end
```

endmodule

## Some Verilog Syntax Notes for Your Reference..

- You may find the following slides handy as a partial Verilog reference.
- It is not meant to be a complete reference - see the resources on the class website for more detailed references.
- It is meant to help you with the syntax for common Verilog constructs.


## User Identifiers

－Formed from \｛［A－Z］，［a－z］，［0－9］，＿，\＄\}, but ..
－．．can＇t begin with \＄or［0－9］
－myidentifier
－m＿y＿identifier
－3my＿identifier
－\＄my＿identifier
－＿myidentifier\＄
－Case sensitivity
－myid＝Myid

## Comments

- // The rest of the line is a comment
- /* Multiple line comment */
- /* Nesting /* comments */ do NOT work */


## Numbers in Verilog (i)



- 8’h ax = 1010xxxx
- 12’o 3zx7 = 011zzzxxx111


## Numbers in Verilog (ii)

- You can insert "_" for readability
- 12’b 000_111_010_100
- 12’b 000111010100
- 12’o 07_24
- Bit extension
- MS bit $=0$, x or $\mathrm{z} \Rightarrow$ extend this
- 4'b x1 = 4'b xx_x1
- MS bit $=1 \Rightarrow$ zero extension
- 4’b $1 \mathrm{x}=4$ 'b 00_1x


## Numbers in Verilog (iii)

- If size is ommitted it
- is inferred from the value or
- takes the simulation specific number of bits or
- takes the machine specific number of bits
- If radix is ommitted too .. decimal is assumed
- 15 = <size>'d 15


## Nets (i)

- Can be thought as hardware wires driven by logic
- Equal z when unconnected
- Various types of nets
- wire
- wand (wired-AND)
- wor (wired-OR)
- tri (tri-state)
- In following examples: Y is evaluated, automatically, every time A or B changes


## Nets (ii)



> wire Y; // declaration
> assign Y = A \& B;


$$
\begin{aligned}
& \text { tri Y; // declaration } \\
& \text { assign } Y=(d r) ? A: z ;
\end{aligned}
$$

## Registers

- Variables that store values
- Do not represent real hardware but ..
- .. real hardware can be implemented with registers
- Only one type: reg
reg A, C; // declaration
// assignments are always done inside a procedure
A = 1;
C = A; // C gets the logical value 1
A = 0; // C is still 1
C = 0; // C is now 0
- Register values are updated explicitly!!


## Vectors

- Represent buses

$$
\begin{aligned}
& \text { wire [3:0] busA; } \\
& \text { reg [1:4] busB; } \\
& \text { reg [1:0] busC; }
\end{aligned}
$$

- Left number is MS bit
- Slice management

$$
\text { busC = busA[2:1]; } \quad \Leftrightarrow \quad\left\{\begin{array}{l}
\operatorname{busC}[1]=\operatorname{busA}[2] ; \\
\text { busC[0] }=\text { busA[1]; }
\end{array}\right.
$$

- Vector assignment (by position!!)

$$
\text { busB }=\text { busA; } \Leftrightarrow\left\{\begin{array}{l}
\operatorname{busB}[1]=\operatorname{busA}[3] ; \\
\operatorname{busB}[2]=\operatorname{busA}[2] ; \\
\operatorname{busB}[3]=\operatorname{busA}[1] ; \\
\operatorname{busB}[4]=\operatorname{busA}[0] ;
\end{array}\right.
$$

## Integer \& Real Data Types

- Declaration
integer i, k; real r;
- Use as registers (inside procedures)

```
i = 1; // assignments occur inside procedure
r = 2.9;
\(k=r ; / / k\) is rounded to 3
```

- Integers are not initialized!!
- Reals are initialized to 0.0


## Time Data Type

- Special data type for simulation time measuring
- Declaration
time my_time;
- Use inside procedure
my_time = \$time; // get current sim time
- Simulation runs at simulation time, not real time


## Arrays (i)

- Syntax

```
integer count[1:5]; // 5 integers
reg var[-15:16]; // 32 1-bit regs
reg [7:0] mem[0:1023]; // 1024 8-bit regs
```

- Accessing array elements
- Entire element: mem[10] = 8'b 10101010;
- Element subfield (needs temp storage):

```
reg [7:0] temp;
temp = mem[10];
var[6] = temp[2];
```

- Concatenating bits/vectors into a vector
- e.g., sign extend
$-B[7: 0]=\{A[3], A[3], A[3], A[3], A[3: 0]\} ;$
$-B[7: 0]=\{3\{A[3]\}, A[3: 0]\} ;$
- Style: Use $\mathbf{a}[7: 0]=\mathbf{b}[7: 0]+\mathbf{c}$;

Not: $\mathbf{a}=\mathbf{b}+\mathbf{c} ; \quad / /$ need to look at declaration

## Arrays (ii)

- Limitation: Cannot access array subfield or entire array at once

```
var[2:9] = ???; // WRONG!!
var = ???; // WRONG!!
```

- No multi-dimentional arrays
reg var[1:10] [1:100]; // WRONG!!
- Arrays don't work for the Real data type
real r[1:10]; // WRONG !!


## Strings

- Implemented with regs:

```
reg [8*13:1] string_val; // can hold up to 13 chars
string_val = "Hello Verilog";
string_val = "hello"; // MS Bytes are filled with 0
string_val = "I am overflowed"; // "I " is truncated
```

- Escaped chars:
- \n newline
- \t tab
- \%\% \%
- <br> \}
- \" "


## Logical Operators

- $\& \& \rightarrow$ logical AND
- || $\rightarrow$ logical OR
- ! $\rightarrow$ logical NOT
- Operands evaluated to ONE bit value: 0,1 or $x$
- Result is ONE bit value: 0,1 or $x$

$$
\begin{aligned}
& \text { A }=6 ; \\
& \text { B }=0 \text {; } \\
& \mathrm{C}=\mathrm{x} \text {; } \\
& \mathrm{A} \& \& B \rightarrow 1 \& \& 0 \rightarrow 0 \\
& \begin{array}{l|l}
A & \|B \rightarrow 1\| 1 \rightarrow 1 \\
C & B \rightarrow x \| 0 \rightarrow x
\end{array}
\end{aligned}
$$

## Bitwise Operators (i)

- \& $\quad \rightarrow$ bitwise AND
- $\quad \rightarrow$ bitwise OR
$\rightarrow$ bitwise NOT
$\rightarrow$ bitwise XOR
$\rightarrow$ bitwise XNOR
- Operation on bit by bit basis for bitwise operators.


## Bitwise Operators (ii)



## Reduction Operators

- \&
$\rightarrow$ AND
- 1
$\rightarrow$ OR
$\rightarrow$ XOR
- $\quad$ \&
$\rightarrow$ NAND
- $\quad \sim 1$
$\rightarrow$ NOR
$\rightarrow$ XNOR
- One multi-bit operand $\rightarrow$ One single-bit result

$$
\begin{aligned}
& a=4^{\prime} b 1001 ; \\
& \cdots=|a ; / / c=1| 0|0| 1=1
\end{aligned}
$$

- If $A=' b 0110$, and $B=' b 0100$ then $\mid B=1, \& B=0, \sim \wedge A=1$
- If $\mathrm{C}=4^{\prime} \mathrm{b} 01 \mathrm{x} 0$, then $\wedge^{\wedge} \mathrm{C}=\mathrm{x}$.


## Shift Operators

- $\gg \rightarrow$ shift right
- $\ll \rightarrow$ shift left
- Result is same size as first operand, always zero filled

$$
\begin{array}{ll}
a=4^{\prime} b 1010 ; & \\
\ldots \\
d=a \gg 2 ; & / / d=0010 \\
c=a \ll 1 ; & / / c=0100
\end{array}
$$

## Concatenation Operator

- $\{\mathrm{op} 1, ~ o p 2, ~ .\}. ~ \rightarrow$ concatenates op1, op2, .. to single number
- Operands must be sized !!

```
reg a;
```

reg [2:0] b, c;
a = 1'b 1;
b = 3'b 010;
c = 3'b 101;
catx $=\{a, b, c\}$;
// catx = 1_010_101
caty $=\{b, 2$ 'b11, $a\} ; \quad / /$ caty $=010 \_11 \_1$
catz $=\{b, 1\} ; \quad / /$ WRONG !!

- Replication ..

$$
\text { catr }=\{4\{a\}, b, 2\{c\}\} ; / / \text { catr }=1111 \_010 \_101101
$$

## Relational Operators

- > greater than
- < $\rightarrow$ less than
- >= $\rightarrow$ greater or equal than
- $<=\rightarrow$ less or equal than
- Result is one bit value: 0,1 or $x$

$$
\begin{array}{ll}
1>0 & \rightarrow 1 \\
' \mathrm{~b} 1 \times 1<=0 & \rightarrow x \\
10<\mathrm{z} & \rightarrow x
\end{array}
$$

## Equality Operators

- == $\rightarrow$ logical equality
- ! $=\rightarrow$ logical inequality
- === $\rightarrow$ case equality
- ! == $\rightarrow$ case inequality

- 4'b 1z0x == 4'b 1z0x $\rightarrow x$
- 4'b 1z0x != 4'b 1z0x $\rightarrow x$
- 4'b 1z0x === 4'b 1z0x $\rightarrow 1$
- 4'b 1z0x !== 4'b 1z0x $\rightarrow 0$


## Conditional Operator

- cond_expr ? true_expr : false_expr
- Like a 2-to-1 mux ..



## Arithmetic Operators (i)

- +, -, *, /, \%
- If any operand is $x$ the result is $x$
- Negative registers:
- regs can be assigned negative but are treated as unsigned reg [15:0] regA;

```
regA = -4'd12; // stored as 216-12 = 65524
```

regA/3 evaluates to 21861

## Arithmetic Operators (ii)

- Negative integers:
- can be assigned negative values
- different treatment depending on base specification or not

```
reg [15:0] regA;
integer intA;
intA = -12/3; // evaluates to -4 (no base spec)
intA = -'d12/3; // evaluates to 1431655761 (base spec)
```


## Verilog Operators

| Verilog Operator | Name | Functional Group |
| :---: | :---: | :---: |
| 0 | bit-select or part-select |  |
| () | parenthesis |  |
| $\begin{aligned} & \text { ! } \\ & \tilde{\&} \\ & \text { । } \\ & \sim \& \\ & \tilde{n}^{\prime} \\ & \sim^{\wedge} \text { or } \wedge \sim \end{aligned}$ | logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR | Logical <br> Bit-wise <br> Reduction <br> Reduction <br> Reduction <br> Reduction <br> Reduction |
|  | unary (sign) plus unary (sign) minus | Arithmetic Arithmetic |
| \{\} | concatenation | Concatenation |
| \{ $\{$ \} | replication | Replication |
| $\begin{aligned} & * \\ & \% \\ & \% \end{aligned}$ | multiply divide modulus | Arithmetic Arithmetic Arithmetic |
| $+$ | binary plus binary minus | Arithmetic Arithmetic |
| << | shift left shift right | Shift Shift |


| $\begin{aligned} & > \\ & >= \\ & < \\ & <= \end{aligned}$ | greater than <br> greater than or equal to less than less than or equal to | Relational <br> Relational <br> Relational <br> Relational |
| :---: | :---: | :---: |
| $\begin{aligned} & == \\ & \text { != } \end{aligned}$ | logical equality logical inequality | Equality Equality |
| $\begin{aligned} & === \\ & !== \end{aligned}$ | case equality case inequality | Equality Equality |
| \& | bit-wise AND | Bit-wise |
| $\hat{\wedge} \sim \text { or } \sim^{\wedge}$ | bit-wise XOR bit-wise XNOR | Bit-wise Bit-wise |
| I | bit-wise OR | Bit-wise |
| \& \& | logical AND | Logical |
| 11 | logical OR | Logical |
| ? | conditional | Conditional |

## Operator Precedence

| +-! - manary | highest precedence |
| :---: | :---: |
| */8 |  |
| +-(binary) |  |
| $\ll \gg$ |  |
| $\ll=\gg$ |  |
| == ! = = = ! = = |  |
| $\varepsilon \sim$ E |  |
| $\wedge 入 \sim \sim$ |  |
| $1 \sim 1$ |  |
| Es | - |
| \| | |  |
| 7: conditional | lowest precedence |

Use parentheses to enforce your priority

## Verilog Variables

- wire
- Variable used simply to connect components together
- reg
- Variable that saves a value as part of a behavioral description
- Usually corresponds to a wire in the circuit
- Is NOT necessarily a register in the circuit
- usage:
- Don't confuse reg assignments with the combinational continuous assign statement!
- Reg should only be used with always blocks (sequential logic, to be presented ...)


## Verilog Module

- Corresponds to a circuit component
- "Parameter list" is the list of external connections, aka "ports"
- Ports are declared "input", "output" or "inout"
- inout ports used on tri-state buses
- Port declarations imply that the variables are wires



## Verilog Continuous Assignment

- Assignment is continuously evaluated
- assign corresponds to a connection or a simple component with the described function
- Target is NEVER a reg variable
- Dataflow style



## Verilog if

- Same as C if statement

```
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel; // 2-bit control signal
input A, B, C, D;
output Y;
reg Y; // target of assignment
    always @(sel or A or B or C or D)
    if (sel == 2'b00) Y = A;
    else if (sel == 2'b01) Y = B;
    else if (sel == 2'b10) Y = C;
    else if (sel == 2'b11) Y = D;
endmodule
```


## Verilog if

```
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel; // 2-bit control signal
input A, B, C, D;
output Y;
reg Y; // target of assignment
    always @(sel or A or B or C or D)
        if (sel[0] == 0)
        if (sel[1] == 0) Y = A;
        else Y = B;
        else
            if (sel[1] == 0) Y = C;
            else Y = D;
endmodule
```


## Verilog case

- Sequential execution of cases
- Only first case that matches is executed (no break)
- Default case can be used
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel; // 2-bit control signal
input $A, B, C, D ;$
output Y ;
reg $Y$; // target of assignment

```
always @(sel or A or B or C or D)
```

case (sel)
2'b00: $Y=A$;

2'b01: $Y=B ;$
2'b10: Y = C;
2'b11: Y = D; endcase

Conditions tested in top to bottom order
$\downarrow$
endmodule

## Verilog case

- Without the default case, this example would create a latch for Y
- Assigning X to a variable means synthesis is free to assign any value // Simple binary encoder (input is 1-hot)
module encode ( $A, Y$ );
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output
reg [2:0] Y; // target of assignment
always @(A)
case (A)
8'b00000001: $Y=0 ;$
8'b00000010: $Y=1$;
8'b00000100: Y = 2;
8'b00001000: Y = 3;
8'b00010000: Y = 4;
8'b00100000: Y = 5;
8'b01000000: Y = 6;
8'b10000000: Y = 7;
default: $\quad Y=3 \prime b X ; \quad / /$ Don't care when input is not 1-hot
endcase
endmodule


## Verilog case (cont)

- Cases are executed sequentially
- The following implements a priority encoder
// Priority encoder
module encode ( $\mathrm{A}, \mathrm{Y}$ );
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output
reg [2:0] Y; // target of assignment
always @(A)
case (1'b1)
A[0]: $\quad Y=0 ;$
A[1]: $\quad Y=1$;
A[2]: $\quad Y=2 ;$
A[3]: $\quad Y=3$;
A[4]: $\quad Y=4 ;$
A[5]: $\quad Y=5$;
A[6]: $\quad Y=6$;
A[7]: $\quad Y=7$;
default: $Y=3$ 'bX; // Don't care when input is all 0's
endcase
endmodule


## Parallel case

- A priority encoder is more expensive than a simple encoder
- If we know the input is 1-hot, we can tell the synthesis tools
- "parallel-case" pragma says the order of cases does not matter // simple encoder
module encode ( $\mathrm{A}, \mathrm{Y}$ );

| input $[7: 0] \mathrm{A} ;$ | $/ / 8$-bit input vector |
| :--- | :--- |
| output $[2: 0] \mathrm{Y} ;$ | $/ / 3$-bit encoded output |
| reg | $[2: 0] \mathrm{Y} ;$ |

always @(A)
case (1'b1) // synthesis parallel-case
A[0]: $\quad Y=0 ;$
A[1]: $\quad Y=1$;
A[2]: $\quad Y=2$;
A[3]: $\quad Y=3$;
A[4]: $\quad Y=4$;
A[5]: $\quad Y=5$;
A[6]: $\quad Y=6 ;$
A[7]: $\quad Y=7 ;$
default: $Y$ = 3'bX; // Don't care when input is all 0's endcase
endmodule

## Verilog casex

- Like case, but cases can include ' X '
- X bits not used when evaluating the cases
- In other words, you don't care about those bits!


## casex Example

```
// Priority encoder
module encode (A, valid, Y);
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output
output valid;
reg [2:0] Y;
reg valid;
    always @(A) begin
        valid = 1;
        casex (A)
                8'bXXXXXXX1: Y = 0;
                8'bXXXXXX10: Y = 1;
                8'bXXXXX100: Y = 2;
                8'bXXXX1000: Y = 3;
                8'bXXX10000: Y = 4;
                8'bXX100000: Y = 5;
                8'bX1000000: Y = 6;
                8'b10000000: Y = 7;
                default: begin
                    valid = 0;
                    Y = 3'bX; // Don't care when input is all 0's
                end
        endcase
    end
endmodule
```


## Verilog for

- for is similar to C
- for statement is executed at compile time (like macro expansion)
- Useful for parameterized designs.
// simple encoder module encode ( $A, Y$ );
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output reg [2:0] Y; // target of assignment

```
integer i; // Temporary variables for program only
```

reg [7:0] test;
always @(A) begin
test = 8b'00000001;
Y = 3'bX;
for (i = 0; $i<8 ; i=i+1)$ begin
if ( $\mathrm{A}==$ test) $\mathrm{Y}=\mathrm{N}$;
test = test << 1;
end
end
endmodule

## Verilog while/repeat/forever

- while (expression) statement
- Execute statement while expression is true
- repeat (expression) statement
- Execute statement a fixed number of times
- forever statement
- Execute statement forever


## full-case and parallel-case

- // synthesis parallel_case
- Tells compiler that ordering of cases is not important
- That is, cases do not overlap
- e. g., state machine - can’t be in multiple states
- Gives cheaper implementation
- // synthesis full_case
- Tells compiler that cases left out can be treated as don't cares
- Avoids incomplete specification and resulting latches

