Accelerating Statistical Static Timing Analysis Using Graphics Processing Units

Kanupriya Gulati and Sunil P. Khatri
Texas A&M University, College Station TX 77843

Abstract—In this paper, we explore the implementation of Monte Carlo based statistical static timing analysis (SSTA) on a Graphics Processing Unit (GPU). SSTA via Monte Carlo simulations is a computationally expensive, but important step in design timing closure. It provides an accurate estimate of delay variations and their impact on design yield. The large number of threads that can be computed in parallel on a GPU suggests a natural fit for the problem of Monte Carlo based SSTA. Our implementation performs multiple delay simulations at a single gate in parallel. The parallel implementation of the Mersenne Twister pseudo-random number generator on the GPU, followed by Box-Muller transformations (also implemented on the GPU) is used for generating gate delay numbers from a normal distribution. The $\mu$ and $\sigma$ of the pin-to-output delay distributions for all inputs and for every gate, are obtained using a memory lookup, which benefits from the large memory bandwidth of the GPU. Threads which execute in parallel have no data/control dependencies on each other. All threads compute identical instructions, but on different data, as required by the Single Instruction Multiple Data (SIMD) programming semantics of the GPU. Our results, implemented on a NVIDIA GeForce GTX 8800 GPU card, indicate that our approach can obtain an average speedup of over 260$\times$ as compared to a serial CPU implementation. With the recently announced quad 8800 GPU cards, we estimate that our approach would attain a speedup of over 770$\times$. The correctness of the Monte Carlo based SSTA implemented on a GPU has been verified by comparing its results with a CPU based implementation.

I. Introduction

The impact of process variations is becoming increasingly significant with the rapidly diminishing minimum feature sizes of VLSI fabrication processes. In particular, the resulting increase of delay variations has strongly affected timing yields and maximum operating frequencies of designs. Processing variations can be random or systematic. Random variations are independent of the locations of transistors within a chip. An example is the variation of dopant impurity densities in the transistor diffusion regions. Systematic variations are dependent on locations, for example exposure pattern variations and silicon-surface flatness variations.

Static timing analysis (STA) is used in a conventional VLSI design flow to estimate circuit delay and the maximum operating frequency of the design. In order to deal with variations and move beyond the deterministic nature of traditional STA techniques, statistical STA (SSTA) was developed. The main idea of SSTA is to include the effect of variations in order to analyze circuit delay more accurately. Monte Carlo based SSTA is a simple and accurate method of performing SSTA. SSTA via Monte Carlo simulation generates $N$ samples of the gate delay random variables and executes static timing analysis runs for each sample. Finally, the results are aggregated to produce the full circuit delay distribution. Such a method is compatible with the process variation data from the fab line, which is essentially in the form of samples of the process random variables. Further, the most attractive property of Monte Carlo based SSTA is that the level of accuracy obtained. However, its main drawback is the high runtime cost. By exploiting the parallelism in the Monte Carlo approach for SSTA, and exploring its implementation on a graphics processing unit, we show a 250$\times$ speed up in the runtime, with no loss of accuracy.

The implementation of GPUs for general purpose computations has been actively explored in recent times [1]–[4]. The rapid increase in the number and diversity of scientific communities exploring the computational power of GPUs for their data intensive algorithms has arguably had a contribution in encouraging GPU manufacturers to design GPUs that are easily programmable for general purpose applications. Additionally, the development of open-source programming tools and languages for interfacing with the GPU platforms, along with the continuous evolution of the computational power of GPUs has further fueled the growth of general purpose GPU (GPGPU) applications. The peak performance of GPUs has grown from 50 Gflops for the NV40 GPU in 2004 to more than 500 Gflops for G80 GPU (which is used in the GeForce 8800 GTX graphic card) in 2007 [5]. This high computing power mainly arises from a fully pipelined and highly parallel architecture, with extremely high memory bandwidths. GPU memory bandwidths have grown from 42 GB/s for the ATI Radeon X1800XT to 86.4 GB/s for the NVIDIA GeForce 8800 GTX GPU. In contrast the theoretical performance of a 3 GHz Pentium4 CPU is 12 Gflops, with a memory bandwidth of 6 GB/s to main memory.

An application which has several instructions that can be issued in parallel, and independent of each other, is a natural match for the GPU’s capabilities. Monte Carlo based SSTA fits this requirement well, since the generation of samples, and the corresponding static timing analysis for a single gate computation can be executed in parallel, with no data-dependency. We refer to this as sample parallelism. Further, gates at the same logic level can execute Monte Carlo based SSTA in parallel. We call this data parallelism, again with zero data-dependency. Employing sample-parallelism and data-parallelism simultaneously allows us to maximally exploit the high memory bandwidths of the GPU, as well as the presence of several processing elements on the GPU. In order to generate the random samples, the *Mersenne Twister* [6] pseudo-random number generator is employed. This pseudo-random number generator can be implemented in a SIMD fashion on the GPU, and thus proves to be extremely suitable for our Monte Carlo based SSTA engine. The $\mu$ and $\sigma$ for pin-to-output falling and rising delay distribution for every input of every gate are stored in a lookup table (LUT) in the GPU device memory. The large memory bandwidth allows us to compute perform lookups extremely fast. The SIMD computing paradigm of the GPU is thus maximally exploited by our Monte Carlo based SSTA implementation.

To the best of the authors’ knowledge, this is the first paper which accelerates Monte Carlo based SSTA on a GPU platform. The key contributions of this paper are:

- **We exploit the natural match between Monte Carlo based SSTA and the capabilities of a GPU, a SIMD-based device, and harness the tremendous computational power and memory bandwidth of GPUs to accelerate the same.**
- **The implementation satisfies all the key requirements which ensure maximal speedup on a GPU**
  - Different threads which generate normally distributed samples and perform STA computations are implemented so that there are no data dependencies between threads.
  - All gate evaluation threads compute identical instructions but on different data, which exploits the SIMD architecture of the GPU.
  - The $\mu$ and $\sigma$ for any pin-to-output delay of any gate, required for a single STA computation, are obtained using a memory lookup, which exploits the extremely large memory bandwidth of GPUs.
- **Our Monte Carlo based SSTA engine is implemented in a manner which is aware of the specific constraints of the GPU platform, such as the use of texture memory for table lookup, memory coalescing, use of shared memory, use of a SIMD algorithm for generating random**
samples etc., thus maximizing the speedup obtained.

- Our implementation can obtain more than 260× speedup compared to a CPU based implementation.

- Further, even though our current implementation has been benchmarked on a single NVIDIA GeForce GTX 8800 graphics card, NVIDIA SLI technology [7] supports up to four NVIDIA GeForce GTX 8800 graphic cards on the same motherboard. We show that our performance gains scale with the number of GPU cards, and hence Monte Carlo based SSTA can be performed 770× faster on a quad GPU system than a conventional CPU based implementation.

Our Monte Carlo based timing analysis is implemented in the Compute Unified Device Architecture (CUDA) framework [8], [9], which is an open-source programming and interfacing tool provided by NVIDIA, for programming NVIDIA GPU devices. The GPU device used for our implementation and benchmarking is the NVIDIA GeForce 8800 GTX. The correctness of our GPU based timing analyzer has been verified by comparing its results against a CPU based implementation of Monte Carlo based SSTA.

The remainder of this paper is organized as follows. Some previous work in SSTA has been described in Section II. Section III details the architecture of the GPU device and the programming tool CUDA. Section IV details our approach for implementing Monte Carlo based SSTA on GPUs. In Section V we present results from experiments which were conducted in order to benchmark our approach. We conclude in Section VI.

II. Previous Work

The approach of [10], [11] are some of the early works in SSTA. In recent times, the interest in this field has grown rapidly. This is primarily due to the fact that process variations are growing larger and less systematic with shrinking feature sizes.

SSTA algorithms can be broadly categorized into block-based and path-based. In block-based algorithms, delay distributions are propagated by traversing the circuit under consideration in a levelized breadth-first manner. The fundamental operations in a block based SSTA tool are the SUM and the MAX operations of the μ and σ values of the distributions. Therefore, block based algorithms rely on efficient ways to implement these operations, rather than using discrete delay values. In path-based algorithms, a set of paths is selected for a detailed statistical analysis. While block-based algorithms [12], [13] tend to be fast, it is difficult to compute an accurate solution of the statistical MAX operation when dealing with correlated random variables or reconvergent fanouts. In such cases, only an approximation is computed, using the upper-bound or lower-bound of the PDF calculation, or by using the moment matching technique [14].

The advantage of path-based methods is that they accurately calculate the delay PDF of each path since they do not rely on statistical MAX operations, and can account for correlations between paths easily. Our approach is based on a path-based SSTA paradigm, applied to the entire circuit.

The authors of [15] present a technique to propagate PDFs through a circuit in the same manner as arrival times of signals are propagated during STA. Principal component analysis enables them to handle spatial correlations of the process parameters. While the SUM of 2 Gaussian distributions yields another Gaussian distribution, the MAX of 2 or more Gaussian distributions is not a Gaussian distribution in general. As a simplification, and ease of calculation, the authors of [15], approximate the MAX of 2 or more Gaussian distributions to be Gaussian as well.

A canonical first-order delay model is proposed and an incremental block based timing analyzer is used to propagate arrival times and required times through a timing graph in the approach presented in [16]. One of the major contributions of the algorithm proposed in [16] is that it allows the statistical timing engine to be used incrementally. In [17]–[19], the authors note that accurate SSTA can become exponential. Hence, they propose faster algorithms that compute only the bounds on the exact result.

In [20], a block based SSTA algorithm is discussed. By representing the arrival times as cumulative distribution functions and the gate delays as PDFs, the authors claim to have an efficient method to do the SUM and MAX operations. The accuracy of the algorithm can be adjusted by choosing more discretization levels. Reconvergent fanouts are handled through a statistical subtraction of the common mode. The authors of [21] propagate delay distributions through a circuit. The PDFs are discretized to help make the operation more efficient. The accuracy of the result in this case is again dependent on the discretization. The approach of [22] automates the process of false path removal implicitly (by using a sensitzible timing analysis methodology [23]). The approach first finds the primary input vector transitions that result in the sensitzible longest delays for the circuit, and then performs a statistical analysis on these vector transitions alone.

In contrast to these approaches, our approach accelerates Monte-Carlo based SSTA technique by using off-the-shelf commercial graphic processing units (GPUs). The ubiquity and ease of programming of GPU devices, along with their extremely low costs makes GPUs an attractive choice for such an exercise. We aim at maximally harnessing the GPU’s computational power in this paper.

The application of GPUs for general purpose computations has been actively explored [1]–[3]. However, to the best of our knowledge, the use of GPUs for Monte Carlo based SSTA has not been reported to date.

III. Architecture

In this section we discuss the architectural aspects of the NVIDIA GeForce 8800 GTX GPU device, which is the GPU used in our implementation. We discuss the hardware model, memory model and the programming model for this device. This brief discussion is provided to help the reader understand the details of our implementation of a Monte Carlo based SSTA engine on the GPU. Additional details of the 8800 GTX can be found in [8], [9].

A. Hardware Model

The GeForce 8800 GTX architecture has 16 multiprocessors per chip and 8 processors per multiprocessor. During any clock cycle, all the processors of a multiprocessor execute the same instruction, but may operate on different data. There is no mechanism to communicate between the different multiprocessors. In other words, no native synchronization primitives exist to enable communication between multiprocessors. We next describe the memory organization of the device.

B. Memory Model

Each multiprocessor has on-chip memory of the following four types [8], [9]:

- One set of local 32-bit registers per processor. The total number of registers per multiprocessor is 8192.
- A shared memory that is shared by all the processors of a multiprocessor. The size of this shared memory per multiprocessor is 16 KB and it is organized into 16 banks.
- A read-only constant cache that is shared by all the processors in a multiprocessor, which speeds up reads from the constant memory space. The amount of constant memory available is 64 KB, with a cache working set of 8 KB per multiprocessor.
- A read-only texture cache that is shared by all the processors in a multiprocessor.

Global memory is read/write and is not cached. A single floating point value read from (or written to) global memory can take 400 to 600 clock cycles. Much of this global memory latency can be hidden if there are sufficient arithmetic instructions that can be issued while waiting for a global memory access to complete. Since the global memory is not cached, access patterns can dramatically change the amount of time spent in waiting for global memory accesses to be serviced. Thus, coalesced accesses of 32-bit, 64-bit, or 128-bit quantities should be performed, in order to increase the throughput and to maximize the bus bandwidth utilization.

The texture cache is optimized for spatial locality. In other words, if instructions that are executed in parallel need access to cache lines that are close together, then the texture cache can be optimally utilized. A texture cache fetch costs one memory read from device memory on a cache miss, otherwise it just costs a one cycle read. Device memory reads through texture fetching (provided in CUDA for accessing texture memory) present
several benefits over reads from global or constant memory. We next discuss the GPU programming and interfacing tool.

C. Programming Model
CUDA (Compute Unified Device Architecture), which is used for interfacing with the GPU device, is a new hardware and software architecture for issuing and managing computations on the GPU as a data-parallel computing device, without the need of mapping them to a traditional graphics API [8], [9]. CUDA was released by in early 2007.

When programmed through CUDA, the GPU is viewed as a compute device capable of executing a large number of threads in parallel. Threads are the atomic units of parallel computation, and the code they execute is called a kernel. The GPU device operates as a coprocessor to the main CPU, or host. Data-parallel, compute-intensive portions of an application running on the host can be off-loaded onto the GPU device. Such a portion is compiled into the instruction set of the GPU device and the resulting program, called a kernel, is downloaded to the device.

A thread block (equivalently referred to as a block) is a batch of threads that can cooperate by efficiently sharing data through fast shared memory and synchronize their execution to coordinate memory accesses. Users can specify synchronization points in the kernel, where threads in a block are suspended until they all reach the synchronization point. Threads are grouped into warps, which are further grouped in blocks. Threads have identity numbers threadIdxIs which can be viewed as one, two or three dimensional values. In case of the GeForce 8800 GTX, the warp size (number of threads in a warp) is 32. Thread blocks have restrictions on the maximum number of threads in them. In a GeForce 8800 GTX, the maximum number of threads in a thread block is 512. However, the number of threads in a thread block, dimblock, is decided by the programmer, who must ensure that i) the maximum number of threads allowed in the block is 512 ii) dimblock a multiple of the warp size.

The GeForce 8800’s synchronization paradigm is local to a thread block, and is very efficient. However, threads belonging to different thread blocks cannot synchronize. We next discuss our implementation of Monte Carlo based SSTA on the 8800 GTX GPU.

IV. Our Approach
We accelerate Monte Carlo based SSTA by implementing it on a graphics processing unit (GPU). The following sections describe the details of our implementation. The first section discusses the details of implementing STA on a GPU, and the second section extends this discussion for implementing SSTA on a GPU.

A. Static Timing Analysis (STA) at a Gate
The computation involved in a single STA evaluation at any gate in a design is as follows. At each gate, the MAX of the SUM at the input arrival time at pin i plus the pin-to-output rising (or falling) delay from pin i to the output is computed. The details are explained with the example of a NAND2 gate.

Consider a NAND2 gate. Let AT\text{fall}\_i denote the arrival time of a falling signal at node i and AT\text{rise}\_i denote the arrival time of a rising signal at node i. Let the two inputs of the NAND2 gate be a and b, and the output be c.

The rising time (delay) at the output c of a NAND2 gate is calculated as shown below. A similar expression can be written to compute the falling delay at the output c.

\[\text{AT}_\text{rise} = \text{MAX}[(\text{AT}_\text{fall} + \text{MAX}(D_{11-00}, D_{11-01})), \text{AT}_\text{fall} + \text{MAX}(D_{11-00}, D_{11-01})]\]

where, MAX(D_{11-00}, D_{11-01}) is the pin-to-output rising delay from the input a, while MAX(D_{11-00}, D_{11-01}) is the pin-to-output rising delay from the input b.

To implement the above computation on the GPU, a look-up table (LUT) based approach is employed. The pin-to-output rising and falling delay from every input, for every gate is stored in a LUT. The output arrival time of an n-input gate G is then computed by calling the two-input MAX operation n-1 times, after n computations of the SUM of the input arrival time plus the pin-to-output rising (or falling) gate delay. The pin-to-output delay for pin i is looked up in the LUT at an address corresponding to the base address of gate G and the offset for the transition on pin i. Since the LUT is typically small, these lookups are usually cached. Further, this technique is highly amenable to parallelization as will be shown in the sequel.

In our implementation of the LUT based SSTA technique on a GPU, the LUTs (which contain the pin-to-output falling and rising delays) for all the gates are stored in the texture memory of the GPU device. This has the following advantages:

- Texture memory on a GPU device is cached as opposed to shared or global memory. Since the truth tables for all library gates easily fit into the available cache size, the cost of a lookup will typically be one cycle.
- Texture memory accesses do not have coalescing constraints as required for global memory accesses, making the gate lookup efficient.
- In case of multiple look-ups performed in parallel, shared memory accesses might lead to bank conflicts and thus impede the potential improvement due to parallel computations.
- The latency of addressing calculations is better hidden, possibly improving performance for applications like STA that perform random accesses to the data.
- The CUDA programming environment has built-in texture fetching routines which are extremely efficient.

Note that the allocation and loading of the texture memory requires non-zero time, but is done only once for a library. This runtime cost is easily amortized since several STA computations are done, especially in an SSTA setting.

The GPU allows several threads to be active in parallel. Each thread in our implementation performs STA at a single n-input gate G by performing n lookups from the texture memory, n SUM operations and n – 1 MAX operations. The data, organized as a 'C' structure type struct threadData, is stored in the global memory of the device for all threads. The global memory, as discussed in Section III, is accessible by all processors of all multiprocessors. Each processor executes multiple threads simultaneously. This organization thus requires multiple accesses to the global memory. Therefore, it is important that the memory coalescing constraint for a global memory access is satisfied. In other words, memory accesses should be performed in sizes equal to 32-bit, 64-bit, or 128-bit values. The data structure required by a thread for STA at a gate with 4 input is:

```c
typedef struct _threadData {
    int offset; // Gate type's offset
    float a; float b; float c; float d; // input arrival times
} threadData;
```

The first line of the declaration defines the structure type and byte alignment (required for coalescing accesses). The elements of this structure are the offset in texture memory (type integer) of the gate for which this thread will perform STA, and the input arrival times (type float).

The pseudocode of the kernel (the code executed by each thread) for static timing analysis is given in Algorithm 1. The arguments to the routine staticTimingKernel are the pointers to the global memory for accessing the threadData (MEM) and the pointers to the global memory for storing the output delay value (DEL). The global memory is indexed at a location equal to the thread’s unique threadID = t_x, and the threadData data is thus accessed. The pin-to-output rising (falling) delay for an input x of an inverting gate is accessed by indexing the LUT (in texture memory) at the sum of the gate’s base address and even (odd) offset of the input x for falling (rising) transition. Similarly, the pin-to-output rising (falling) for an input x for a non-inverting gate, is accessed by indexing the LUT (in texture memory) at the sum of the gate’s base address and the odd (even) offset of the input x for rising (falling) transition.

The CUDA inbuilt single-dimension texture fetching function tex1D(LUT, index) is next invoked to fetch the corresponding pin-to-output delay values for every input. The fetched value is added to the input arrival time of the corresponding input. Then, using n – 1 MAX operations, the output arrival time is computed.
In our implementation, the same kernel implements gates with \( n = 1, 2, 3 \) or 4 inputs. For gates with less than 4 inputs, the extra memory in the LUT stores zeroes. This enables us to invoke the same kernel for any instance of a 2, 3 or 4 input inverting (non-inverting) gate.

Algorithm 1 Pseudocode of the kernel for rising output STA for inverting gate

```c
static __timeT kernel(threadData *MEM, float* DEL)
{
t_x = myid/threads;
threadData Data = MEM[t_x];
p2delaywa = tex1D(LUT, MEM[t_x].offset + 2X0);
p2delaywb = tex1D(LUT, MEM[t_x].offset + 2X1);
p2delaywc = tex1D(LUT, MEM[t_x].offset + 2X2);
p2delaywd = tex1D(LUT, MEM[t_x].offset + 2X3);
LAT = fmaxf(MEM[t_x], a + p2delaywa, MEM[t_x], b + p2delaywb);
LAT = fmaxf(LAT, MEM[t_x], c + p2delaywc);
DEL[t_x] = fmaxf(LAT, MEM[t_x], d + p2delaywd);
}
```

B. Statistical Static Timing Analysis (SSTA) at a Gate

SSTA at a gate is performed by an implementation that is similar to the above discussed STA implementation. The additional information required is the \( \mu \) and \( \sigma \) of the \( n \) Gaussian distributions of the pin-to-output delay values for the \( n \) inputs to the gate. The \( \mu \) and \( \sigma \) used for each Gaussian distribution are stored in LUTs (as opposed to storing a simple nominal delay value as in the case of STA).

The pseudo-random number generator used for generating samples from the Gaussian distribution is the Mersenne Twister pseudo-random number generation algorithm [6]. It has many important properties like a long period, efficient use of memory, good distribution properties and high performance.

As discussed in [24], the Mersenne Twister algorithm maps well onto the CUDA programming model. Further, a special offline library called `dcmt` (developed in [25]) is used for the dynamic creation of the Mersenne Twisters parameters. Using `dcmt` prevents the creation of correlated sequences by threads that are issued in parallel.

Uniformly distributed random number sequences, produced by the Mersenne Twister algorithm, are then transformed into the normal distribution \( N(0,1) \) using the Box-Muller transformation [26]. This transformation is implemented as a separate kernel.

The pseudocode of the kernel for SSTA is given in Algorithm 2. The arguments to the routine `statistical_static_timing_kernel` are the pointers to the global memory for accessing the `threadData` (MEM) and the pointers to the global memory for storing the output delay value (DEL). The global memory is indexed at a location equal to the thread’s unique `threadID = t_x`, and the `threadData` data is thus accessed. The \( \mu \) and \( \sigma \) of the pin-to-output rising (falling) delay for an input \( x \) of an inverting gate accessed by indexing LUT\(^a\) and LUT\(^b\) respectively, at the sum of the gate’s base address and the even (odd) offset of the input \( x \) for falling (rising) transition.

The CUDA built-in single-dimension texture fetching function `tex1D(LUT, index)` is invoked to fetch the \( \mu \) and \( \sigma \) corresponding to the pin-to-output delay values for every input. Using the \( \mu \) and \( \sigma \), along with the Mersenne Twister pseudo-random number generator and the Box-Muller transformation, a normally distributed sample of the pin-to-output delay for every input is generated. This generated value is added to the input arrival time of the corresponding input. Then, by performing \( n - 1 \) MAX operations, the output arrival time is computed.

GPUs allow extreme speedups if the different threads being evaluated have no data dependencies. The programming model of a GPU is the Single Instruction Multiple Data (SIMD) model, under which all threads must compute identical instructions, but on different data. Also, GPUs have an extremely large memory bandwidth, allowing multiple memory lookups to be performed in parallel.

Monte Carlo based SSTA requires multiple sample points for a single gate being analyzed. By exploiting sample-parallelism, several sample points can be analyzed in parallel. Similarly, SSTA at each gate at a specific topological level in the circuit can be performed independently of SSTA at other gates. By exploiting data parallelism, many gates can be analyzed in parallel. This maximally exploits the SIMD semantics of the GPU platform.

V. Experimental Results and Comparisons

In order to perform \( S \) gate evaluations for SSTA, we need to invoke \( S \) `statistical_static_timing_kernels` in parallel. The total DRAM on an NVIDIA GeForce GTX 8800 is 768 MB. This off-chip memory can be used as global, local and texture memory. Also the same memory is used to store CUDA programs, context data used by the GPU device drivers, drivers for the desktop display and NVIDIA control panels. With our current implementation, we can issue 8M threads in parallel. The wall clock time taken for 8M executions of `statistical_static_timing_kernels` (by issuing 8M threads in parallel) is 43.79 ms. A similar routine using the conventional implementation on a 3.6 GHz CPU with 3 GB RAM, running Linux, took 13811.15 ms for 8M calls. Thus asymptotically, the speedup of our implementation is \( \sim 315X \). The results obtained from the GPU implementation were verified against the CPU results.

We ran 60 large IWLS, ITC and ISCAS benchmark designs, to compute the per-circuit speed of our Monte Carlo based SSTA engine implemented on a GPU. These designs were first mapped in SIS [27] for delay optimality. The Monte Carlo analysis was performed with 50K samples. The results for 20 representative benchmark designs for our GPU based fault simulation tool are shown in Table I. Column 1 lists the name of the circuit. Columns 2, 3 and 4 list the number of primary inputs, primary outputs and gates in the circuit. Columns 5 and 7 list the GPU and CPU runtime, respectively. The time taken to transfer data between the CPU and GPU was accounted for in the GPU runtimes listed. In particular, the data transferred from the CPU to the GPU is the arrival times at each primary input, and the \( \mu \) and \( \sigma \) information for all pin-to-output delays of all gates. The data returned by the GPU are the 50K delay values at each output of the design. The speedup obtained using a single GPU card are reported in Column 8.

By using the NVIDIA SLI technology with four GPU chips on a single motherboard, we can effectively increase the available global memory by \( 4 \times \). Hence we can invoke \( \sim 32M \) calls of the `statistical_static_timing_kernel` in parallel. This allows for a \( 4 \times \) speedup in the processing time. The transfer times, however, do not scale. Column 6 lists the runtimes obtained when using a quad GPU system and the corresponding speedups against the CPU implementation is reported in Column 9.

VI. Conclusions

In this paper, we have presented the implementation of Monte Carlo based SSTA on a Graphics Processing Unit. Monte Carlo based SSTA is computationally expensive, but crucial in design timing closure since it enables an accurate analysis of the delay variations. The large number of threads that can be computed in parallel on a GPU results in a natural fit for the problem of Monte Carlo based SSTA, to the GPU platform. Our implementation computes multiple timing analysis evaluations for a single gate in parallel. We used a parallel implementation of the Mersenne Twister pseudo-random number generator, followed by Box-Muller transformations, implemented on the GPU, for generating delay values in a normal
distribution. The \( \mu \) and \( \sigma \) of the pin-to-output delay numbers, for all inputs and for every gate, are obtained using a memory lookup, which exploits the large memory bandwidth of the GPU. Threads which execute in parallel have no data/control dependencies on each other. All threads exploit the large memory bandwidth of the GPU. Threads which execute SIMD programming semantics of the GPU. Our results, implemented on a NVIDIA GeForce GTX 8800 GPU card, indicate that our approach can be used to provide more than 260\( \times \) speedup when compared to a conventional CPU implementation. With the recently announced quad 8800 GPU cards, our implementation could be used to provide even more speedup.

### References


7. “SLI Technology.”

8. “NVIDIA CUDA Introduction.”

9. “NVIDIA CUDA Homepage.”


