ECEN720: High-Speed Links Circuits and Systems Spring 2014

Lecture 8: RX FIR, CTLE, & DFE Equalization



Sam Palermo Analog & Mixed-Signal Center Texas A&M University



RX FIR Equalization

- RX CTLE Equalization
- RX DFE Equalization

RX equalization papers posted on the website

Link with Equalization



TX FIR Equalization

• TX FIR filter pre-distorts transmitted pulse in order to invert channel distortion at the cost of attenuated transmit signal (de-emphasis)



RX FIR Equalization

- Delay analog input signal and multiply by equalization coefficients
- Pros
 - With sufficient dynamic range, can amplify high frequency content (rather than attenuate low frequencies)
 - Can cancel ISI in pre-cursor and beyond filter span
 - Filter tap coefficients can be adaptively tuned without any back-channel
- Cons
 - Amplifies noise/crosstalk
 - Implementation of analog delays
 - Tap precision





RX Equalization Noise Enhancement

- Linear RX equalizers don't discriminate between signal, noise, and cross-talk
 - While signal-to-distortion (ISI) ratio is improved, SNR remains unchanged



Analog RX FIR Equalization Example

• 5-tap equalizer with tap spacing of $T_b/2$



D. Hernandez-Garduno and J. Silva-Martinez, "A CMOS 1Gb/s 5-Tap Transversal Equalizer based on 3rd-Order Delay Cells," ISSCC, 2007.

Digital RX FIR Equalization

- Digitize the input signal with high-speed low/medium resolution ADC and perform equalization in digital domain
 - Digital delays, multipliers, adders
 - Limited to ADC resolution
- Power can be high due to very fast ADC and digital filters



Digital RX FIR Equalization Example



12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Har

[Harwood ISSCC 2007]

- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW

Link with Equalization



RX Continuous-Time Linear Equalizer (CTLE)

- Passive R-C (or L) can implement high-pass transfer function to compensate for channel loss
- Cancel both precursor and long-tail ISI
- Can be purely passive or combined with an amplifier to provide gain





Passive CTLE

 Passive structures offer excellent linearity, but no gain at Nyquist frequency



$$H(s) = \frac{R_2}{R_1 + R_2} \frac{1 + R_1 C_1 s}{1 + \frac{R_1 R_2}{R_1 + R_2}} (C_1 + C_2) s$$

$$\omega_z = \frac{1}{R_1 C_1}, \qquad \omega_p = \frac{1}{\frac{R_1 R_2}{R_1 + R_2}} (C_1 + C_2)$$

DC gain = $\frac{R_2}{R_1 + R_2}, \text{ HF gain} = \frac{C_1}{C_1 + C_2}$
Peaking = $\frac{\text{HF gain}}{\text{DC gain}} = \frac{\omega_p}{\omega_z} = \frac{R_1 + R_2}{R_2} \frac{C_1}{C_1 + C_2}$

Active CTLE

- Input amplifier with RC degeneration can provide frequency peaking with gain at Nyquist frequency
- Potentially limited by gainbandwidth of amplifier
- Amplifier must be designed for input linear range
 - Often TX eq. provides some low frequency attenuation
- Sensitive to PVT variations and can be hard to tune
- Generally limited to 1st-order compensation



Active CTLE Example



Active CTLE Tuning

- Tune degeneration resistor and capacitor to adjust zero frequency and 1st pole which sets peaking and DC gain
- Increasing C_s moves zero and 1st pole to a lower frequency w/o impacting (ideal) peaking
- Increasing R_s moves zero to lower frequency and increases peaking (lowers DC gain)
 - Minimal impact on 1st pole



Link with Equalization



RX Decision Feedback Equalization (DFE)

- DFE is a non-linear equalizer
- Slicer makes a symbol decision, i.e. quantizes input
- ISI is then directly subtracted from the incoming signal via a feedback FIR filter



RX Decision Feedback Equalization (DFE)

- Pros
 - Can boost high frequency content without noise and crosstalk amplification
 - Filter tap coefficients can be adaptively tuned without any back-channel
- Cons
 - Cannot cancel pre-cursor ISI
 - Chance for error propagation
 - Low in practical links (BER=10⁻¹²)
 - Critical feedback timing path
 - Timing of ISI subtraction complicates CDR phase detection



DFE Example

- If only DFE equalization, DFE tap coefficients should equal the unequalized channel pulse response values [a₁ a₂ ... a_n]
- With other equalization, DFE tap coefficients should equal the pre-DFE pulse response values
 - DFE provides flexibility in the optimization of other equalizer circuits
 - i.e., you can optimize a TX equalizer without caring about the ISI terms that the DFE will take care of





Direct Feedback DFE Example (TI)

- 6.25Gb/s 4-tap DFE
 - 1/2 rate architecture
 - Adaptive tap algorithm
 - Closes timing on 1st tap in ½ UI for convergence of both adaptive equalization tap values and CDR





R. Payne *et al,* "A 6.25-Gb/s Binary Transceiver in 0.13-um CMOS for Serial Data Transmission Across High Loss Legacy Backplane Channels," *JSSC*, vol. 40, no. 12, Dec. 2005, pp. 2646-2657

Direct Feedback DFE Critical Path



- Must resolve data and feedback in 1 bit period
 - TI design actually does this in ¹/₂UI for CDR

DFE Loop Unrolling



- Instead of feeding back and subtracting ISI in 1UI
- Unroll loop and pre-compute 2 possibilities (1-tap DFE) with adjustable slicer threshold
- With increasing tap number, comparator number grows as 2^{#taps}



DFE Resistive-Load Summer



- Summer performance is critical for DFE operation
- Summer must settle within a certain level of accuracy (>95%) for ISI cancellation
- Trade-off between summer output swing and settling time
- Can result in large bias currents for input and taps

DFE Integrating Summer



- Integrating current onto load capacitances eliminates RC settling time
- Since $\Delta T/C > R$, bias current can be reduced for a given output swing
 - Typically a 3x bias current reduction

Digital RX FIR & DFE Equalization Example



12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Ha

[Harwood ISSCC 2007]

- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW

DFE with Feedback FIR Filter



 DFE with 2-tap FIR filter in feedback will only cancel ISI of the first two post-cursors

"Smooth" Channel



- A DFE with FIR feedback requires many taps to cancel ISI
- Smooth channel long-tail ISI can be approximated as exponentially decaying
 - Examples include on-chip wires and silicon carrier wires

DFE with IIR Feedback



- Large 1st post-cursor H1 is canceled with normal FIR feedback tap
- Smooth long tail ISI from 2nd post-cursor and beyond is canceled with low-pass IIR feedback filter
- Note: channel needs to be smooth (not many reflections) in order for this approach to work well 28

DFE with IIR Feedback RX Architecture



Merged Summer & Partial Slicer



 Integrating summer with regeneration PMOS devices to realize partial slicer operation

Merged Mux & IIR Filter



- Low-pass response (time constant) implemented by R_D and C_D
- Amplitude controlled by R_D and I_D
- 2 UI delay implemented through mux to begin cancellation at 2nd post-cursor

Advanced Modulation

- In order to remove ISI, we attempt to equalize or flatten the channel response out to the Nyquist frequency
- For less frequency-dependent loss, move the Nyquist frequency to a lower value via more advance modulation
 - 4-PAM (or higher)
 - Duo-binary
- Refer to lecture 4 for more details

Multi-tone Signaling



- Instead equalizing out to baseband Nyquist frequency
- Divide the channel into bands with less frequency-dependent loss
- Should result in less equalization complexity for each sub-band
- Requires up/down-conversion
- Discrete Multi-tone used in DSL modems with very challenging channels
 - Lower data rates allow for high performance DSP
 - High-speed links don't have this option (yet)

Next Time

• Link Noise and BER Analysis