

ECEN720: High-Speed Links Circuits and Systems Spring 2014

Lecture 8: RX FIR, CTLE, & DFE Equalization



Sam Palermo


Analog & Mixed-Signal Center

Texas A&M University

Agenda







- RX FIR Equalization
- RX CTLE Equalization
- RX DFE Equalization
- RX equalization papers posted on the website

Link with Equalization




TX FIR Equalization

- TX FIR filter pre-distorts transmitted pulse in order to invert channel distortion at the cost of attenuated transmit signal (de-emphasis)




RX FIR Equalization

- Delay analog input signal and multiply by equalization coefficients
- Pros
 - With sufficient dynamic range, can amplify high frequency content (rather than attenuate low frequencies)
 - Can cancel ISI in pre-cursor and beyond filter span
 - Filter tap coefficients can be adaptively tuned without any back-channel
- Cons
 - Amplifies noise/crosstalk
 - Implementation of analog delays
 - Tap precision






RX Equalization Noise Enhancement

- Linear RX equalizers don't discriminate between signal, noise, and cross-talk
 - While signal-to-distortion (ISI) ratio is improved, SNR remains unchanged




Analog RX FIR Equalization Example


- 5-tap equalizer with tap spacing of $T_b/2$



3rd-order delay cell



1Gb/s experimental results




Before Equalizer: 23meters


After Equalizer: 23meters

Digital RX FIR Equalization

- Digitize the input signal with high-speed low/medium resolution ADC and perform equalization in digital domain
 - Digital delays, multipliers, adders
 - Limited to ADC resolution
- Power can be high due to very fast ADC and digital filters




Digital RX FIR Equalization Example




- 12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Harwood ISSCC 2007]
- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW

Link with Equalization




RX Continuous-Time Linear Equalizer (CTLE)


- Passive R-C (or L) can implement high-pass transfer function to compensate for channel loss
- Cancel both precursor and long-tail ISI
- Can be purely passive or combined with an amplifier to provide gain



Passive CTLE




Active CTLE



Passive CTLE

- Passive structures offer excellent linearity, but no gain at Nyquist frequency



$$H(s) = \frac{R_2}{R_1 + R_2} \frac{1 + R_1 C_1 s}{1 + \frac{R_1 R_2}{R_1 + R_2} (C_1 + C_2) s}$$


$$\omega_z = \frac{1}{R_1 C_1}, \quad \omega_p = \frac{1}{\frac{R_1 R_2}{R_1 + R_2} (C_1 + C_2)}$$

$$\text{DC gain} = \frac{R_2}{R_1 + R_2}, \quad \text{HF gain} = \frac{C_1}{C_1 + C_2}$$


$$\text{Peaking} = \frac{\text{HF gain}}{\text{DC gain}} = \frac{\omega_p}{\omega_z} = \frac{R_1 + R_2}{R_2} \frac{C_1}{C_1 + C_2}$$

Active CTLE

- Input amplifier with RC degeneration can provide frequency peaking with gain at Nyquist frequency
- Potentially limited by gain-bandwidth of amplifier
- Amplifier must be designed for input linear range
 - Often TX eq. provides some low frequency attenuation
- Sensitive to PVT variations and can be hard to tune
- Generally limited to 1st-order compensation



[Gondi JSSC 2007]







$$H(s) = \frac{g_m}{C_p} \frac{s + \frac{1}{R_S C_S}}{\left(s + \frac{1 + g_m R_S / 2}{R_S C_S} \right) \left(s + \frac{1}{R_D C_p} \right)}$$

$$\omega_z = \frac{1}{R_S C_S}, \quad \omega_{p1} = \frac{1 + g_m R_S / 2}{R_S C_S}, \quad \omega_{p2} = \frac{1}{R_D C_p}$$

$$\text{DC gain} = \frac{g_m R_D}{1 + g_m R_S / 2}, \quad \text{Ideal peak gain} = g_m R_D$$


$$\text{Ideal Peaking} = \frac{\text{Ideal peak gain}}{\text{DC gain}} = \frac{\omega_{p1}}{\omega_z} = 1 + g_m R_S / 2$$

Active CTLE Example




Active CTLE Tuning

- Tune degeneration resistor and capacitor to adjust zero frequency and 1st pole which sets peaking and DC gain
- Increasing C_S moves zero and 1st pole to a lower frequency w/o impacting (ideal) peaking
- Increasing R_S moves zero to lower frequency and increases peaking (lowers DC gain)
 - Minimal impact on 1st pole



$$\omega_z = \frac{1}{R_S C_S}, \quad \omega_{p1} = \frac{1 + g_m R_S / 2}{R_S C_S}$$

Link with Equalization




RX Decision Feedback Equalization (DFE)

- DFE is a **non-linear** equalizer

$$z_k = y_k - w_1 \tilde{d}_{k-1} \cdots - w_{n-1} \tilde{d}_{k-(n-1)} - w_n \tilde{d}_{k-n}$$

- Slicer makes a **symbol decision**, i.e. quantizes input

- ISI is then directly subtracted from the incoming signal via a feedback FIR filter



RX Decision Feedback Equalization (DFE)



- Pros

- Can boost high frequency content without noise and crosstalk amplification
- Filter tap coefficients can be adaptively tuned without any back-channel

- Cons

- Cannot cancel pre-cursor ISI
- Chance for error propagation
 - Low in practical links (BER=10⁻¹²)
- Critical feedback timing path
- Timing of ISI subtraction complicates CDR phase detection

$$z_k = y_k - w_1 \tilde{d}_{k-1} \cdots - w_{n-1} \tilde{d}_{k-(n-1)} - w_n \tilde{d}_{k-n}$$







[Payne]

DFE Example


- If only DFE equalization, DFE tap coefficients should equal the unequalized channel pulse response values $[a_1 \ a_2 \ \dots \ a_n]$
- With other equalization, DFE tap coefficients should equal the pre-DFE pulse response values
 - DFE provides flexibility in the optimization of other equalizer circuits
 - i.e., you can optimize a TX equalizer without caring about the ISI terms that the DFE will take care of

$$[w_1 \ w_2] = [a_1 \ a_2]$$




Direct Feedback DFE Example (TI)



- 6.25Gb/s 4-tap DFE
 - $\frac{1}{2}$ rate architecture
 - Adaptive tap algorithm
 - Closes timing on 1st tap in $\frac{1}{2} UI$ for convergence of both adaptive equalization tap values and CDR



Feedback tap mux





Direct Feedback DFE Critical Path




$$t_{CLK \rightarrow QSA} + t_{PROPMUX} + t_{PROPA2} \leq 1UI$$

- Must resolve data and feedback in 1 bit period
 - TI design actually does this in $\frac{1}{2}UI$ for CDR

DFE Loop Unrolling




- Instead of feeding back and subtracting ISI in 1UI
- Unroll loop and pre-compute 2 possibilities (1-tap DFE) with adjustable slicer threshold
- With increasing tap number, comparator number grows as $2^{\text{#taps}}$



$$\tilde{d}_k = \begin{cases} \text{sgn}(y_k - w_1) & \text{"if"} \tilde{d}_{k-1} = 1 \\ \text{sgn}(y_k + w_1) & \text{"if"} \tilde{d}_{k-1} = -1 \end{cases}$$


DFE Resistive-Load Summer




$$\text{Summer Swing} = IR, \quad \tau = RC$$

- Summer performance is critical for DFE operation
- Summer must settle within a certain level of accuracy (>95%) for ISI cancellation
- Trade-off between summer output swing and settling time
- Can result in large bias currents for input and taps

DFE Integrating Summer




[Park ISSCC 2007]




- Integrating current onto load capacitances eliminates RC settling time
- Since $\Delta T/C > R$, bias current can be reduced for a given output swing
 - Typically a 3x bias current reduction

Digital RX FIR & DFE Equalization Example





- 12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Harwood ISSCC 2007]
- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW

DFE with Feedback FIR Filter



- DFE with 2-tap FIR filter in feedback will only cancel ISI of the first two post-cursors


"Smooth" Channel



- A DFE with FIR feedback requires many taps to cancel ISI
- Smooth channel long-tail ISI can be approximated as exponentially decaying
 - Examples include on-chip wires and silicon carrier wires


DFE with IIR Feedback

[Liu ISSCC 2009]



- Large 1st post-cursor H_1 is canceled with normal FIR feedback tap
- Smooth long tail ISI from 2nd post-cursor and beyond is canceled with low-pass IIR feedback filter
- Note: channel needs to be smooth (not many reflections) in order for this approach to work well


DFE with IIR Feedback RX Architecture



[Liu ISSCC 2009]

Merged Summer & Partial Slicer

[Liu ISSCC 2009]




- Integrating summer with regeneration PMOS devices to realize partial slicer operation

Advanced Modulation

- In order to remove ISI, we attempt to equalize or flatten the channel response out to the Nyquist frequency
- For less frequency-dependent loss, move the Nyquist frequency to a lower value via more advanced modulation
 - 4-PAM (or higher)
 - Duo-binary
- Refer to lecture 4 for more details

Multi-tone Signaling



- Instead equalizing out to baseband Nyquist frequency
- Divide the channel into bands with less frequency-dependent loss
- Should result in less equalization complexity for each sub-band
- Requires up/down-conversion
- Discrete Multi-tone used in DSL modems with very challenging channels
 - Lower data rates allow for high performance DSP
 - High-speed links don't have this option (yet)

Next Time

- Link Noise and BER Analysis