ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Lecture 27: PLL Circuits



Sam Palermo Analog & Mixed-Signal Center Texas A&M University

Announcements

- Project Preliminary Report #1 due now
- Exam 2 is still April 30
- Reading
 - Posted clocking papers
 - Website additional links has PLL and jitter tutorials
- Majority of today's material from Fischette tutorial and M. Mansuri's PhD thesis (UCLA)



PLL noise transfer functions

• PLL circuits

Forward Clock I/O Circuits



Multi-Channel Serial Link System

- TX PLL
- TX Clock Distribution
- **Replica TX Clock Driver**
- Channel
- Forward Clock Amplifier
- **RX Clock Distribution**
- **De-Skew Circuit**
 - DLL/PI
 - **Injection-Locked Oscillator**

Embedded Clock I/O Circuits



• TX PLL

- TX Clock Distribution
- CDR
 - Per-channel PLL-based
 - Dual-loop w/ Global PLL &
 - Local DLL/PI
 - Local Phase-Rotator PLLs
 - Global PLL requires RX clock distribution to individual channels

Input Noise Transfer Function



Input Phase Noise:
$$H_{n_{IN}}(s) = \frac{\phi_{out}}{\phi_{n_{IN}}} = \frac{K_{Loop}(RCs+1)}{s^2 + \left(\frac{K_{Loop}}{N}\right)RCs + \frac{K_{Loop}}{N}} = \frac{N\left(2\zeta\omega_n s + \omega_n^2\right)}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

Voltage Noise on
Input Clock Source:
$$T_{n_{IN}}(s) = \frac{\phi_{out}}{v_{n_{IN}}} = \left(\frac{\phi_{out}}{\phi_{n_{IN}}}\right) \left(\frac{K_o}{s}\right) = \frac{K_o K_{Loop} (RCs+1)}{s \left(s^2 + \left(\frac{K_{Loop}}{N}\right)RCs + \frac{K_{Loop}}{N}\right)}\right)$$

VCO Noise Transfer Function



Clock Buffer Noise Transfer Function



Output Phase Noise:
$$H_{n_{buf}}(s) = \frac{\phi_{out}}{\phi_{n_{buf}}} = \frac{s^2}{s^2 + \left(\frac{K_{Loop}}{N}\right)RCs + \frac{K_{Loop}}{N}} = \frac{s^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

Voltage Noise on Buffer Inputs:

$$T_{n_{buf}}(s) = \frac{\phi_{out}}{v_{n_{buf}}} = \left(\frac{\phi_{out}}{\phi_{n_{buf}}}\right) \left(\frac{K_{delay}\omega_{VCO}}{\frac{s}{\omega_{buf}} + 1}\right) = \left(\frac{K_{delay}\omega_{VCO}}{\frac{s}{\omega_{buf}} + 1}\right) \frac{s^2}{s^2 + \left(\frac{K_{Loop}}{N}\right)RCs + \frac{K_{Loop}}{N}} \approx \frac{K_{delay}\omega_{VCO}s^2}{s^2 + \left(\frac{K_{Loop}}{N}\right)RCs + \frac{K_{Loop}}{N}} \frac{s^2}{s^2 +$$

Noise Transfer Functions



Charge-Pump PLL Circuits

- Phase Detector
- Charge-Pump
- Loop Filter
- VCO
- Divider



Phase Detector



- Detects phase difference between feedback clock and reference clock
- The loop filter will filter the phase detector output, thus to characterize phase detector gain, extract average output voltage (or current for charge-pump PLLs)
- Can be analog or digital

Analog Multiplier Phase Detector

$$A_{1} \cos \omega_{1} t \longrightarrow \frac{\alpha A_{1} A_{2}}{2} \cos[(\omega_{1} + \omega_{2})t + \Delta \phi] + \frac{\alpha A_{1} A_{2}}{2} \cos[(\omega_{1} - \omega_{2})t - \Delta \phi]$$

$$A_{2} \cos(\omega_{2} t + \Delta \phi) \longrightarrow \alpha \text{ is mixer gain}$$

• If $\omega_1 = \omega_2$ and filtering out high-frequency term

$$\overline{y(t)} = \frac{\alpha A_1 A_2}{2} \cos \Delta \phi$$

• Near $\Delta \phi$ lock region of $\pi/2$: $\overline{y(t)} \approx \frac{\alpha A_1 A_2}{2} \left(\frac{\pi}{2} - \Delta \phi \right)$



XOR Phase Detector



Sensitive to clock duty cycle

XOR Phase Detector



Cycle Slipping

- If there is a frequency difference between the input reference and PLL feedback signals the phase detector can jump between regions of different gain
 - PLL is no longer acting as a linear system



Cycle Slipping



• If frequency difference is too large the PLL may not lock

Phase Frequency Detector (PFD)

- Phase Frequency Detector allows for wide frequency locking range, potentially entire VCO tuning range
- 3-stage operation with UP and DOWN outputs
- Edge-triggered results in duty cycle insensitivity





PFD Transfer Characteristic



• Constant slope and polarity asymmetry about zero phase allows for wide frequency range operation

PFD Deadzone

- If phase error is small, then short output pulses are produced by PFD
- Cannot effectively propagate these pulses to switch charge pump
- Results in phase detector "dead zone" which causes low loop gain and increased jitter
- Solution is to add delay in PFD reset path to force a minimum UP and DOWN pulse length



PFD Operation



Charge-Pump PLL Circuits



Charge Pump



- Converts PFD output signals to charge
- Charge is proportional to PFD pulse widths

PFD-CP Gain:
$$\left(\frac{1}{2\pi}\right)I_{CP}$$

Simple Charge Pump



- Issues
 - Switch resistance can vary Vctrl due to body effect
 - Charge injection from switches onto Vctrl
 - Charge sharing between current source drain nodes and Vctrl

Charge Pump Mismatch



- PLL will lock with static phase error
- Extra "ripple" on Vctrl
 - Results in frequency domain spurs at the reference clock frequency offset from the carrier

Charge Pump w/ Improved Matching



 Amplifier keeps current source Vds voltages constant resulting in reduced transient current mismatch

Charge Pump w/ Reversed Switches

- Swapping switches reduces charge injection
 - MOS caps (Md1-4) provide extra charge injection cancellation
- Helper transistors Mx and My quickly turn-off current source
- Dummy brand helps to match PFD loading



[[]Ingino JSSC 2001]

Charge-Pump PLL Circuits

- Phase Detector
- Charge-Pump
- Loop Filter
- VCO
- Divider



Loop Filter



 Lowpass filter extracts average of phase detector error pulses

Loop Filter Transfer Function

Neglecting secondary capacitor, C₂



Loop Filter Transfer Function

• With secondary capacitor, C₂



Why have C2?

- Secondary capacitor smoothes control voltage ripple
- Can't make too big or loop will go unstable

time (s)

- $C_2 < C_1/10$ for stability
- $C_2 > C_1/50$ for low jitter

PLL Synthesizing a 380MHz Signal 1 VCO Control Voltage 100m **Control Voltage Ripple** 0.00 -100m -200m $\left(\begin{array}{c} \\ \end{array}\right)$ NANNANANA -300m -400m -500m -600m 4.Øu 8.Øu 20u 0.012 u 16u

Filter Capacitors

- To minimize area, we would like to use highest density caps
- Thin oxide MOS cap gate leakage can be an issue
 - Similar to adding a non-linear parallel resistor to the capacitor
 - Leakage is voltage and temperature dependent
 - Will result in excess phase noise and spurs
- Metal caps or thick oxide caps are a better choice
 - Trade-off is area
- Metal cap density can be < 1/10 thin oxide caps
- Filter cap frequency response can be relatively low, as PLL loop bandwidths are typically 1-50MHz

Charge-Pump PLL Circuits

- Phase Detector
- Charge-Pump
- Loop Filter
- VCO
- Divider



Voltage-Controlled Oscillator



$$\omega_{out}(t) = \omega_0 + \Delta \omega_{out}(t) = \omega_0 + K_{VCO} v_c(t)$$

• Time-domain phase relationship

$$\theta_{out}(t) = \int \Delta \omega_{out}(t) dt = K_{VCO} \int v_c(t) dt$$

$$Laplace Domain Model$$

$$V_c(t) \longrightarrow \underbrace{K_{VCO}}_{S} \longrightarrow \theta_{out}(t)$$

Voltage-Controlled Oscillators (VCO)

- Ring Oscillator
 - Easy to integrate
 - Wide tuning range (5x)
 - Higher phase noise



- LC Oscillator
 - Large area
 - Narrow tuning range (20-30%)
 - Lower phase noise



Barkhausen's Oscillation Criteria



Closed-loop transfer function:

$$\frac{H(j\omega)}{1-H(j\omega)}$$

- Sustained oscillation occurs if $H(j\omega)=1$
- 2 conditions:
 - Gain = 1 at oscillation frequency ω_0
 - Total phase shift around loop is n360° at oscillation frequency ω_0

Ring Oscillator Example



Three-stage ring oscillator

$$H(s) = -\frac{A_0^3}{\left(1 + \frac{s}{\omega_0}\right)^3}$$

 $\omega_{osc} = \sqrt{3}\omega_0$

$$\tan^{-1}\frac{\omega_{osc}}{\omega_o} = 60^\circ$$

 $\frac{V_{out}(s)}{V_{in}(s)} = \frac{\frac{-A_0^3}{(1+s/\omega_0)^3}}{1+\frac{A_0^3}{(1+s/\omega_0)^3}} = \frac{-A_0^3}{(1+s/\omega_0)^3+A_0^3}$



 $A_0 = 2$

Ring Oscillator Example



$$H(s) = -\frac{A_0^3}{\left(1 + \frac{s}{\omega_0}\right)^3} \qquad \qquad \omega_{osc} = \sqrt{3}\omega_0$$

$$\tan^{-1}\frac{\omega_{osc}}{\omega_{o}} = 60^{\circ}$$

 $\omega_{_{osc}}$

 $A_0 = 2$

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{\frac{-A_0^3}{(1+s/\omega_0)^3}}{1+\frac{A_0^3}{(1+s/\omega_0)^3}} = \frac{-A_0^3}{(1+s/\omega_0)^3+A_0^3}$$

- 4-stage oscillator
 - A0 = sqrt(2)
 - Phase shift = 45
- Easier to make a larger-stage oscillator oscillate, as it requires less gain and phase shift per stage

Next Time

- PLL wrap-up
- CDRs