### ECEN620: Network Theory Broadband Circuit Design Fall 2023

### Lecture 6: Loop Filter Circuits



Sam Palermo Analog & Mixed-Signal Center Texas A&M University

### Announcements

### • HW2 due Oct 3

- Requires transistor-level design
- For 90nm CMOS device models, see <a href="https://people.engr.tamu.edu/spalermo/ecen689/cadence\_90nm\_2023.pdf">https://people.engr.tamu.edu/spalermo/ecen689/cadence\_90nm\_2023.pdf</a>
- Can use other technology models if they are a 90nm or more advanced CMOS node

## PLL Block Diagram



 The lowpass loop filter extracts the average of the phase detector error pulses in order to produce the VCO control voltage

## Agenda

- Voltage-Mode Filters
- Charge-Pump PLL PI Filter
- Filter with Capacitive Multiplier
- Split Proportional & Integral Path Filters
- Pattern Jitter
- Sample-Reset Loop Filter

## Passive Lag-Lead Filter



- Dimensionless voltage-mode filter used in Type-1 PLLs
- Called lag-lead because the pole is at a lower frequency than the zero
- Ideally, the passive filter displays no nonlinearity

### Active Lag-Lead Filter



- Dimensionless voltage-mode filter used in Type-1 PLLs
- Active filter allows for potential gain in the loop filter
- Opamp noise and linearity can impact PLL performance

## Active Proportional-Integral (PI) Filter



 $\tau_1 = R_1 C \qquad \tau_2 = R_2 C$ 

- Dimensionless voltage-mode filter used in Type-2 PLLs
- Opamp noise and linearity can impact PLL performance
- Opamp open loop gain limits the low-frequency gain and ideal transfer function

### **Closed-Loop Transfer Functions**

Passive Lag - Lead Filter

$$F(s) = \frac{1 + s\tau_2}{1 + s(\tau_1 + \tau_2)} \rightarrow H(s) = \frac{\frac{K_{PD}K_{VCO}\tau_2}{\tau_1 + \tau_2} \left(s + \frac{1}{\tau_2}\right)}{s^2 + \left(\frac{1 + K_{PD}K_{VCO}\tau_2/N}{\tau_1 + \tau_2}\right)s + \frac{K_{PD}K_{VCO}}{N(\tau_1 + \tau_2)}}$$
$$\omega_n = \sqrt{\frac{K_{PD}K_{VCO}}{N(\tau_1 + \tau_2)}} \quad \zeta = \frac{\omega_n}{2} \left(\tau_2 + \frac{N}{K_{PD}K_{VCO}}\right)$$

Active Lag - Lead Filter (Assuming Overall Negative Feedback)

$$F(s) = K_a \frac{1 + s\tau_2}{1 + s\tau_1} \rightarrow H(s) = \frac{\frac{K_{PD}K_a K_{VCO}\tau_2}{\tau_1} \left(s + \frac{1}{\tau_2}\right)}{s^2 + \left(\frac{1 + K_{PD}K_a K_{VCO}\tau_2/N}{\tau_1}\right)s + \frac{K_{PD}K_a K_{VCO}}{N\tau_1}}{\omega_n}$$
$$\omega_n = \sqrt{\frac{K_{PD}K_a K_{VCO}}{N\tau_1}} \quad \zeta = \frac{\omega_n}{2} \left(\tau_2 + \frac{N}{K_{PD}K_a K_{VCO}}\right)$$

Active PI Filter (Assuming Overall Negative Feedback)

$$F(s) = -\frac{1+s\tau_2}{s\tau_1} \rightarrow H(s) = \frac{\frac{K_{PD}K_{VCO}\tau_2}{\tau_1}\left(s+\frac{1}{\tau_2}\right)}{s^2 + \left(\frac{K_{PD}K_{VCO}\tau_2}{N\tau_1}\right)s + \frac{K_{PD}K_{VCO}}{N\tau_1}}$$
$$\omega_n = \sqrt{\frac{K_{PD}K_{VCO}}{N\tau_1}} \quad \zeta = \frac{\omega_n}{2}\tau_2$$

## Agenda

- Voltage-Mode Filters
- Charge-Pump PLL PI Filter
- Filter with Capacitive Multiplier
- Split Proportional & Integral Path Filters
- Pattern Jitter
- Sample-Reset Loop Filter

### Charge Pump PLL Passive PI Loop Filter



- Simple passive filter is most commonly used
- Integrates low-frequency phase errors onto C1 to set average frequency
- Resistor (proportional gain) isolates phase correction from frequency correction
- Primary capacitor C1 affects PLL bandwidth
- Zero frequency affects PLL stability
- Resistor adds thermal noise which is band-pass filtered by PLL

## Loop Filter Transfer Function

• Neglecting secondary capacitor, C<sub>2</sub>



## Loop Filter Transfer Function

• With secondary capacitor, C<sub>2</sub>



# Why have C<sub>2</sub>?

- Secondary capacitor smoothes control voltage ripple
- Can't make too big or loop will go unstable
  - $C_2 < C_1/10$  for stability
  - $C_2 > C_1/50$  for low jitter

PLL Synthesizing a 380MHz Signal



## Loop Filter Resistors

- Poly and special metal resistors are commonly used
- MOSFET resistors can be used if the resistor is placed "below" the C1 cap
  - This ensures a constant V<sub>GS</sub> voltage on the transistor
- Programmable R value possible with switches
  - Switches should be CMOS transmission gates to minimize parasitic switch resistance variation with control voltage level
  - Good practice is to make Rswitch <10% of the main filter R to minimize the impact of switch resistatnce variations



# R or C on Top?

- Ideally, the loop filter has the same transfer function and transient response independent of the RC order
- In reality, the bottom-plate capacitance and switch resistance variation will impact this ideal transfer function
- If the cap is on top, the bottom-plate capacitance will introduce another high frequency pole
- If the resistor is on top, any switch resistance will have increased variation with the control voltage level



# Loop Filter Capacitors

- To minimize area, we would like to use highest density caps
- Thin oxide MOS cap gate leakage can be an issue
  - Similar to adding a non-linear parallel resistor to the capacitor
  - Leakage is voltage and temperature dependent
  - Will result in excess phase noise and spurs
- Metal caps or thick oxide caps are a better choice
  - Trade-off is area
- Metal cap density can be <1/10 thin oxide caps
- Filter cap frequency response can be relatively low, as PLL loop bandwidths are typically 1-50MHz

### Agenda

- Voltage-Mode Filters
- Charge-Pump PLL PI Filter
- Filter with Capacitive Multiplier
- Split Proportional & Integral Path Filters
- Pattern Jitter
- Sample-Reset Loop Filter

# Loop Filter w/ Capacitive Multiplier



- Large C<sub>1</sub> cap is implemented with a capacitive multiplier to achieve a 16X reduction
- Current through C<sub>i</sub> is sensed and scaled via a current mirror that is also attached to the loop filter
- This scales the loop filter's effective capacitive impedance

#### Implementation



### **Capacitor Multiplier Transfer Function**

 $y_{\rm in} = \frac{i_{\rm in}}{v_{\rm in}} = g_{oA} + s \left[ C_{p2} + (M+1)C_i \frac{1 + s \frac{C_{p1}}{(M+1)g_{m1}}}{1 + s \frac{C_i + C_{p1}}{a_{m1}}} \right].$ [Shu JSSC 2003] (7) Looking at the impedance, we get 2 poles M2' 1:15 $V_{BP}$ and a zero  $\omega_{c1}$  and  $\omega_{c3}$  are poles,  $\omega_{c2}$  is a zero M4<sup>-</sup> Low freq. pole  $\omega_{c1} = \frac{g_{oA}}{C_{p2} + (M+1)C_i} \approx \frac{g_{oA}}{C_1}$  $\boldsymbol{A}$ (ideally at 0)  $\mathcal{V}_m$ High freq. zero (ideally at  $\infty$ )  $\omega_{c2} = \frac{g_{m1}}{(C_i + C_{n1})} \approx \frac{(M+1)g_{m1}}{C_1}$  $C_i = 10p$ B 1:15  $V_{BN}$ Ibias M3  $\omega_{c3} = \frac{(M+1)g_{m1}}{C_{n1}}.$ High freq. pole (ideally at  $\infty$ ) Ideal Cap (160pF)
Cap Multiplier (10pF X 16) - Ideal Cap (160pF)
Cap Multiplier (10pF X 16) 140 (mho Bb) (Gab 10<sup>4</sup> 10<sup>4</sup> freq (Hz) 10<sup>6</sup> 10<sup>8</sup> freq (Hz) 19 (a) (b)

### Loop Filter Sim. w/ Capacitive Multiplier



- Overall loop filter response is similar above 100Hz
- Capacitive multiplier approach allows for large capacitor values at reduced area
- Relatively simple approach with small leakage

### Agenda

- Voltage-Mode Filters
- Charge-Pump PLL PI Filter
- Filter with Capacitive Multiplier
- Split Proportional & Integral Path Filters
- Pattern Jitter
- Sample-Reset Loop Filter

## Loop Filter Transfer Function

• Neglecting secondary capacitor, C<sub>2</sub>



### Split Proportional & Integral Gain Path

- Proportional and integral gain paths can be split by utilizing 2 independent charge pumps driving the integral capacitor and the proportional effective resistor
- Often, the proportional and integral voltages are summed with a voltage-to-current converter to control a currentcontrolled oscillator (ICO)
  - Allows for self-biased PLL architectures whose normalized loop bandwidth and damping factor remains constant over different output frequencies
  - We will look at these PLL architectures in more detail later



### Agenda

- Voltage-Mode Filters
- Charge-Pump PLL PI Filter
- Filter with Capacitive Multiplier
- Split Proportional & Integral Path Filters
- Pattern Jitter
- Sample-Reset Loop Filter

# **Control Voltage Ripple**



- After phase locking, disturbances at a time interval equal to the reference clock period cause time-domain period jitter and frequency-domain reference clock spurs
- Caused by charge pump current imbalance, loop filter leakage, and reference clock jitter

### Pattern Jitter



- A dominant form of pattern jitter is due to the proportional gain term,  $I_{\rm CP}{}^{*}{\rm R}$
- Every time the reference clock goes high, charge pump mismatch current dropped on the filter resistor causes control voltage ripple
- This results in shorter (or longer) output cycles that occur at a time interval equal to the reference clock period

### Pattern Jitter w/ Secondary Capacitor



- Adding a secondary loop filter capacitor introduces extra filtering, which reduces the control voltage disturbance amplitude, but extends it over many cycles
- Makes an ideal second-order PLL into a third-order system
- Stability limits the size of C<sub>2</sub>
- Can we get this same effect without compromising stability?

### Agenda

- Voltage-Mode Filters
- Charge-Pump PLL PI Filter
- Filter with Capacitive Multiplier
- Split Proportional & Integral Path Filters
- Pattern Jitter
- Sample-Reset Loop Filter

# PLL w/ Sample-Reset Loop Filter





- A PLL with a standard RC filter produces a voltage spike equal to I<sub>CP</sub>\*R for a duration equal to the phase error
- A sample-reset loop filter replaces the resistor with a capacitor that is charged during the phase error and reset every reference cycle
- This spreads the correction voltage nearly uniformly over the entire reference period and reduces the correction voltage peak value
- This eliminates the need for additional filtering with a secondary capacitor, providing the opportunity for near 90° phase margin

### Sample-Reset Loop Filter w/ Single Capacitor



- A single-capacitor implementation still has a (reduced) ripple component due to the sample, hold, and reset operation
- Also, a very short reset pulse needs to be generated, which may be difficult to realize with the control logic

### Sample-Reset Loop Filter w/ Double Capacitors



- With a double-capacitor implementation, the remaining ripple is dramatically reduced
- While one capacitor is being reset and then having the phase error sampled, the other capacitor which holds the previous sampled proportional voltage is attached to the gm output stage



### Sample-Reset PLL PFD & Filter Switch Signal Generation



- The PFD reset signal is divided by 2 to produce the even and odd switch control signals
- During reset, the charge pump shouldn't be conducting and the filter capacitor can be applied to the main loop

### Sample-Reset PLL Small-Signal Model



## ICO Control Waveforms

Standard Charge Pump PLL

PLL w/ Sample-Reset Filter



- PLL w/ sample-reset filter has dramatically reduced ripple voltage on oscillator control signal
- The control signal displays an almost ideal stairstep response

### Next Time

VCOs