ECEN474: (Analog) VLSI Circuit Design Fall 2010

Lecture 27: Transimpedance Amplifiers (TIAs)



Sam Palermo Analog & Mixed-Signal Center Texas A&M University

Announcements

- Project
 - Preliminary report due now
 - Final report due Dec 7
- Exam 3 on Dec 3
 - Reference exams posted this weekend

Agenda

- Transimpedance Amplifiers
 - Common-Gate TIAs
 - Feedback TIAs
- Material is related primarily to Project #6

Transimpedance Amplifier (TIA)



Optical Receiver Front-End



Resistive Front-End

[Razavi]



 Direct trade-offs between transimpedance, bandwidth, and noise performance

Common-Gate TIA



 Input resistance (input bandwidth) and transimpedance are decoupled

Common-Gate TIA Frequency Response



Neglecting transistor
$$\mathbf{r}_{o}$$
: $\frac{v_{out}}{i_{in}} = \frac{R_D}{\left(1 + s \frac{C_{in}}{g_{m1} + g_{mb1}}\right)\left(1 + s R_D C_{out}\right)}$

 Often the input pole may dominate due to large photodiode capacitance (100 – 500fF)

Common-Gate TIA Noise



Neglecting transistor r₀ :

$$\overline{V_{n,out}^2} = \left(\overline{I_{n,M2}^2} + \overline{I_{n,RD}^2}\right)R_D^2 = 4kT\left(\frac{2}{3}g_{m2} + \frac{1}{R_D}\right)R_D^2 \quad \left(\frac{\mathbf{V}^2}{\mathbf{Hz}}\right)$$
$$\overline{I_{n,in}^2} = 4kT\left(\frac{2}{3}g_{m2} + \frac{1}{R_D}\right) \quad \left(\frac{\mathbf{A}^2}{\mathbf{Hz}}\right)$$

- Both the bias current source and RD contribute to the input noise current
- RD can be increased to reduce noise, but voltage headroom can limit this
- Common-gate TIAs are generally not for low-noise applications
- However, they are relatively simple to design with high stability

Regulated Cascode (RGC) TIA

A packaged low-noise high-speed regulated cascode transimpedance amplifier

using a 0.6µm N-well CMOS technology





$$Z_{in}(0) \cong \frac{1}{g_{m1}(1+g_{mB}R_B)}$$

Figure 1. Schematic diagram of the regulated cascode (RGC) input stage

CMOS 20GHz TIA

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 6, JUNE 2004

A Low-Power 20-GHz 52-dBΩ Transimpedance Amplifier in 80-nm CMOS

Christian Kromer, Member, IEEE, Gion Sialm, Thomas Morf, Member, IEEE, Martin L. Schmatz, Member, IEEE, Frank Ellinger, Member, IEEE, Daniel Erni, Member, IEEE, and Heinz Jäckel, Member, IEEE



 $Z_i \approx \frac{1}{g_{m1} \left(1 + |A_2 A_3|\right) + j \omega C_{\mathbf{i}, \text{tot}}}$

885

$$A_2 = g_{m2}R_2 \qquad A_3 = -g_{m3}R_3$$

Feedback TIA w/ Ideal Amplifier



- Input bandwidth is extended by the factor A+1
- Transimpedance is approximately R_F
- Can make R_F large without worrying about voltage headroom considerations

Feedback TIA w/ Finite Amplifier Bandwidth







Next Time

- Feedback TIA Examples
- Multi-Stage (Limiting) Amplifiers
- Bandgap References
- Distortion