Chapter 5
Bi-polar Junction Transistor

Introduction.
The operation, small signal model and use of the BJT transistor are the topics discussed in this chapter.

5.1. BJT Fundamentals.
In this section we discuss the main principles behind the operation of the BJT. The NPN bipolar transistor consists of 2 NP-PN junctions, as depicted in Fig. 5.1.a. The bipolar device is composed of two diodes back to back with different doping profiles; the BJT has 3 terminals labeled as E(Emitter), B(Base) and C(Collector).
The emitter is the most doped terminal and emits the majority of the carriers to flow through the base-emitter junction, for that reason this is the most doped terminal. The base-emitter diode is usually forward biased such that large amount of current can be flow through this junction. The base is a very thin layer such that most of the carriers being injected from the emitter into the base have enough energy to travel throughout the base and are collected at the collector terminal if this terminal has enough potential energy; for that purpose, the potential at the collector terminal must be more positive than the emitter’s potential (typically > 0.3 V). A small number of carriers are recombined in the base generating a small base current, but the idea is that most of the carriers reach the collector terminal generating enough output current. The number of electrons reaching the collector terminal is determined by the base-emitter potential (similarly to the current generated in a forward biased diode). Thus the output current (ic) is controlled by the base-emitter voltage, leading to an operation similar to a voltage controlled current source, or transconductance amplifier: input is voltage and output is current.

The base-emitter voltage applied to the diode determines the current flowing throughout the emitter-base junction; the current is mainly due to the electrons injected from the emitter since emitter concentration (> 10^{17} electrons/cm^3) is much greater than base (around 100 times) concentration. Since we are not discussing the physics behind the operation of the BJT, those interested into this topic can find excellent explanations in several text books.
The emitter current follows the same v-i relationship of the typical diode, and it is computed as follows
where \( I_{SE} \) is the saturation current for the emitter terminal, \( \eta \) is a fitting factor (usually between 1 and 2) and \( V_{th} \) is the thermal voltage (26 mV at room temperature), proportional to the temperature in Kelvin degrees. The saturation current is determined by the emitter area and other physical parameters, and its value is strongly affected by temperature variations; typical \( I_{SE} \) values are in the order of \( 10^{-12} \) to \( 10^{-15} \) A. \( I_{SE} \) increases by factor of two when the temperature increases by 10 degrees. The thermal voltage is temperature dependent as well, and it can be computed by using the following expression

\[
V_{th} = \frac{kT}{q}
\]

where \( k \) is the Boltzmann constant (=1.38e-23 Joule/Kelvin); \( T \) is the temperature in kelvin degrees (300° K = 27° centigrade degrees), and \( q \) is the fundamental charge of the electron (=1.602x10^-19 Coulomb). At room temperature (300° K), the thermal voltage is roughly 26 mV. The symbol for the NPN-transistor is shown in figure 5.1b; the arrow indicates the direction of the current at the emitter’s terminal. The collector current presents a similar behavior as equation 5.1; equation 5.3 shows us this relationship.

\[
i_C = I_S \left( \frac{V_{BE}}{e^{V_{th} / q} - 1} \right)
\]

The only difference is the slightly different value of the saturation current \( I_S \). The emitter and collector current are very similar; we use a factor alpha \( (\alpha \sim 1) \) for denoting this relationship as follows:

\[
\alpha = \frac{I_C}{I_E} < 1
\]

The thinner the base the smaller the carriers recombination and smaller the base current, therefore \( \alpha \) approaches to 1 (collector current and emitter current are the same in case base current is zero). It should also be noticed that the transistor is not generating any energy by itself; hence the current flowing through the emitter must be equal to the addition of the base and collector currents, as stated in the following equation:
According to equations 5.4 and 5.5, we can find the relationship between base current and collector current as

$$\frac{I_C}{I_B} = \beta = \frac{\alpha}{1-\alpha} \gg 1$$

(5.6)

This expression is known as the common-emitter current gain factor. For the case the input signal is applied to the base terminal and we collect the current at the collector of the transistor while the emitter terminal is grounded, $\beta$ represents the current gain of the amplifier.

### 5.2. DC Characteristics of the BJT

The transistor's $I_C-V_{BE}$ curve is obtained by sweeping the base-emitter voltage; this plot is known as the DC input characteristics of the bipolar transistor. For negative voltages, the emitter-base diode is reverse biased and it operates as a very large resistor; the emitter current is around $-I_S$ (less than -0.1 pA). If the diode is forward biased then the collector current is determined by expression 5.3, as depicted in the following figure.

![Fig. 5.2. Input characteristics for the BJT.](image)

For base-emitter voltages below 0.5 V the collector current is very small, typically less than 1 $\mu$A. It will be evident in the next sections that the BJT is often operated with large collector current and base-emitter voltages $V_{BE}>0.5$ V. Once a base-emitter voltage is selected, the collector current is also selected, and the operating point $Q$ (Quiescent) is therefore determined by $V_{BEQ}$ and $I_{CQ}$.

For a given $V_{BEQ}$, the collector-emitter voltage $V_{CE}$ can be swept leading to the transistor’s output characteristics shown in Figure 5.3. For small $V_{CE}$ ($< 300$ mV), the potential at the collector terminal is not large enough to attract the carriers traveling from the emitter to the collector; the collector current is very small in this case; this region of operation is known as saturation region. If the transistor is operating in saturation region, the collector’s current relationship given by equation 5.3 is not valid. For higher collector-emitter voltages ($> 0.5$ V) most of the minority carriers (electrons) flowing through the emitter-base junction are attracted to the collector terminal. If $V_{BE}$ increases, the collector current increases following the exponential rule given by equation 5.2.
Notice in equation 5.3 that the fundamental transistor’s equation is non-linear and the resulting equations for a real circuit usually do not have a closed form solution. Even if the solution can be found, the resulting equations are quite complex, and it is very difficult to get any insight on circuit’s behavior. In most of the cases computer based methods are used for plotting the output voltage as function of the input voltage.

### 5.3. Small signal model for the BJT: linear approximation.

Since the complexity of the non-linear system increases by the use of several transistors, we have to limit our analysis to the simplest case of small input signals. The idea is to make reasonable approximations that give us more insight on the operation of the circuits. Although the accuracy of the results will be limited, that solution is reasonably close to our targets (errors around ±10 %). Once the circuit is designed we have to simulate the circuit and re-adjust some of the parameters to get more accurate results. The design of circuits is usually an iterative process due to the limited accuracy of the equations used.

The typical amplifier combines DC and AC signals at the input of the transistor. The circuits used for this operation will be discussed later on, but for the following analysis we assume that the base-emitter voltage has two components as shown in the following figure.

![Typical common-emitter amplifier](image)

The voltage applied to the base-emitter terminal \( V_{BE} + v_{be} \) is converted into a current \( i_C \) by the transistor. Notice that the transistor is a base-emitter voltage to collector current converter. Since the relationship is exponential, any small signal applied to the base-emitter terminals is mapped into large collector current variations, as shown in the figure 5.4. This is the main principle behind the BJT. It is worth to make a couple of important observations at this stage:

1) The larger the \( (time-invariant) \) bias current \( I_{CQ} \) selected, the larger the AC current generated by the input signal.
ii) If the AC \textit{(time-variant signal to be processed)} input signal $v_{be}$ is small, the exponential collector current-base-emitter can be approximated by a linear approximation, as it will be apparent shortly.

\[ i_C = I_S \left( \frac{V_{BE} + v_{be}}{V_{th}} - 1 \right) = I_S \left( e^{\frac{V_{BE}}{V_{th}}} - 1 \right) \]

\[ = \left( I_{CQ} e^{\frac{V_{BE}}{V_{th}}} - I_{CQ} \right) \frac{v_{be}}{V_{th}} \]

\[ = I_{CQ} + I_{CQ} \left( \frac{v_{be}}{V_{th}} \right) + \frac{I_{CQ}}{2} \left( \frac{v_{be}}{V_{th}} \right)^2 + \frac{I_{CQ}}{6} \left( \frac{v_{be}}{V_{th}} \right)^3 + \ldots \]  

\[ (5.7) \]

Fig. 5.5. Small input signal applied to the non-linear BJT.

The resulting collector current can be found if equation 5.3 is used. Since a combination of DC and AC signals are applied to the base-emitter transistor’s junction, we can write the expression for the collector current as

\[ i_C = I_S \left( \frac{V_{BE} + v_{be}}{V_{th}} - 1 \right) \equiv \left( I_S e^{\frac{V_{BE}}{V_{th}}} - I_S \right) \]

\[ = \left( I_{CQ} e^{\frac{V_{BE}}{V_{th}}} - I_{CQ} \right) \frac{v_{be}}{V_{th}} \]

\[ = I_{CQ} + I_{CQ} \left( \frac{v_{be}}{V_{th}} \right) + \frac{I_{CQ}}{2} \left( \frac{v_{be}}{V_{th}} \right)^2 + \frac{I_{CQ}}{6} \left( \frac{v_{be}}{V_{th}} \right)^3 + \ldots \]

\[ (5.8) \]

The first term in this equation correspond to the DC current component. The second component is the desired collector current component, which is linearly related with the incoming AC signal $v_{be}$. The following terms lead to the undesired high-order harmonic distortion components due to transistor’s non-linearities.

To get more insight on the effects of the high order terms, let us consider the case of a sinusoidal input stage $v_{be} = V \sin \omega t$. Using some trigonometric properties and considering the first 4 terms of 5.8, it can be shown that the collector current can be also written as
The transistor non-linearities result in a small variation of the DC component (first term of the previous equation) and the generation of undesirable signals (harmonic distortion components) located at multiple frequencies of the fundamental signal. The ratio of the amplitude of these unwanted signals to the desired component, proportional to the input signal, is defined as the harmonic distortion components. The first two harmonics are defined as

\[
I_C = I_{CQ} + \frac{I_{CQ}}{4} \left( \frac{V_{pk}}{V_{th}} \right)^2 \\
+ \left( \frac{I_{CQ}}{V_{th}} + \frac{I_{CQ}}{8} \left( \frac{V_{pk}}{V_{th}} \right)^2 \right) V_{pk} \sin(\omega_0 t) \\
+ \left( \frac{I_{CQ}}{4V_{th}} \right) V_{pk} \sin(2\omega_0 t) \\
+ \left( \frac{I_{CQ}}{24} \right) V_{pk} \sin(3\omega_0 t)
\]  

(5.9)

The unwanted harmonic distortions reduce the quality of the output signal. Although the largest harmonic distortion is \(HD_2\), it can usually be suppressed by designing properly the system architecture (for instance this distortion is cancelled in fully-differential systems) but that is not the case of the third harmonic distortion. Notice that if we want to reduce the third harmonic component down to 1% of the fundamental component, then the peak value of the incoming signal \(V_{pk}\) must be limited to \(V_{th}/2=13\) mV. For this reason we will limit the signals applied to the base-emitter terminal to \(v_{be}>10\) mV, hence the circuit can be considered as a “linear” system. Using this approximation, the resulting transistor model is termed small signal model.
Fig. Typical output current harmonic components. If the magnitude of the harmonic components are plotted in dB, HD2,3 can be easily found as the difference of the fundamental and the component at 2,3ω0.

Very simple but useful equations result if we assume that the magnitude of the AC signal is smaller than 0.4Vth (=10 mV). For this case, according to equation 5.8 the collector current can be approximated by a linear function of the AC base-emitter voltage given by

\[ i_C = I_{CQ} + \left( \frac{I_{CQ}}{V_{th}} \right) v_{be} \]  

(5.11)

The collector current has fundamentally two components: the bias current \( I_{CQ} \) and the AC current component that is linearly related to the base-emitter voltage signal. The parameter that is mapping the AC input voltage \( v_{be} \) (usually the information you want to process) into the output current is the first derivative of the \( I_C-V_{BE} \) curve evaluated at the operating point \( (I_{CQ}, V_{BEQ}) \), and it is given by \( I_{CQ}/V_{th} \). This parameter is defined as the small signal transconductance gain,

\[ g_m = \frac{\partial i_C}{\partial v_{BE}} \bigg|_Q = \frac{I_{CQ}}{V_{th}} \]  

(5.12)

The small signal transconductance represents the slope of the linear approximation at the operating point, as shown in the following figure.

Fig. 5.7. Linear approximation for the transistor’s input characteristics at the operating point Q. Around Q, the \( i_C-v_{BE} \) non-linear characteristic is approximated by a straight line with a slope given by \( I_{CQ}/V_{th} \).
The simplest transistor model can be obtained now. In the actual BJT, there is a forward biased diode connected between base and emitter. The base-emitter voltage controls the collector current that can be modeled as a voltage controlled current source; the resulting small signal model of the BJT is depicted in figure 5.8a. As aforementioned, the output current has both DC and AC components. The input’s diode can also be modeled as a DC voltage source in series with the diode’s resistance $r_p$. The base-emitter resistance $r_p$ is determined by the base current as follows:

\[
g_m = \frac{I_C}{v_{be}}
\]

**Fig. 5.8. Small signal model for the BJT: a) the base-emitter diode is shown and b) input’s diode is represented by a DC voltage source and diode’s resistance.**

Notice that both DC and AC signals are applied to the BJT’s input at the same time, and that the small signal parameters $r_p$ and $g_m$ are determined by the DC operating point since these parameters are determined by the collector and base current derivatives evaluated at Q.

For small signal conditions (amplitude of the base-emitter voltage $|v_{be}|<10$ mV) the transistor operates as a quasi-linear device. Under these conditions, we can use the superposition principle that applies to all linear systems, and analyze the circuit for two different cases: DC signals only and AC signals only. Although the analysis is split in two parts, it is worth mentioning that the output voltage consists of the two components.

**5.4. Transistor Model and design considerations.**

**DC analysis: Operating point and definition of the small signal parameters.** The first analysis is carried out for DC signals only; hence the AC signals are made zero (short circuit the AC voltage sources and open the AC current sources) and the voltages and currents that define the operating point Q are obtained. The small signal parameters (e.g. $r_p$ and $g_m$) are determined from the DC operating point. The DC analysis of the circuit shown in figure 5.4 is carried out by making $v_{be}=0$, leading to the following results:

\[
I_{CQ} = I_S e^{v_{th}/V_{th}}
\]
From this equation the $V_{BEQ}$ voltage determines the collector current, determining the operating point on the input characteristics; usually $V_{BE}$ is in the range {0.5-0.8 V}. The collector-emitter voltage $V_{CE}$ is determined by both collector current and $R_C$; from the circuit shown in fig. 5.4 with $v_{be}=0$ we can find that

$$V_{CC} = V_{CEQ} + I_{CQ}R_C$$  \hspace{1cm} (5.15)

This is a linear relationship between $V_{CE}$ and $I_C$, and static termed load line. For a given $V_{BEQ}$, both equations 5.14 and 5.15 define the operating point $Q$ ($V_{BEQ}$, $I_{CQ}$ and $V_{CEQ}$) of the amplifier, as shown in the figure 5.9a.

Since both equations 5.14 and 5.15 determine the operation of the amplifier, the operating point $Q$ is determined by the intersection of the transistor output characteristic associated with $V_{BEQ}$ and the line load. The load line is further determined by the power supply $VCC$ and $R_C$; the crossing point on the x-axis is in fact $VCC$. The slope of the linear equation 5.15 in the $I_C$-$V_{CE}$ plane is given by $-1/R_C$, therefore, the larger the resistor the smaller $V_{CEQ}$ is, as depicted in figure 5.9b. Notice that increase in $RC$ decreases the slope pushing the operating point $Q$ closer to the non-linear regime of the $i_C$-$v_{CE}$ plane; this is not a good approach since the overall system could be very non-linear. It is always good practice to have the operation point $Q$ within the flat region of the red curve in Figure 5.9b where $V_{CE}>0.3V$.

When an AC signal is added to the DC base-emitter voltage, the overall input voltage is modulated by that signal, as shown in Fig. 5.10. The operating point moves accordingly through the load line following the signal. The signal variations at the base-emitter junction are mapped to the $V_{CE}$-axis generating the collector-emitter voltage. Since slope of the load line is given by $1/R_C$, hence the larger the collector resistor the larger the output signal is. $R_C$ however can not be
unconditionally increased because the operating Q moves to the saturation (very non-linear) region, and huge harmonic distortion components might be generated.

Fig. 5.10. The base-emitter voltage applied to the base-emitter junction modulates the operating point, which moves over the load line as indicated by the blue arrow.

The selection of a proper operating point is one of the most critical design issues when designing linear amplifiers. The operating point Q must be selected based on the following observations:

i) The operating point must be able to accommodate the signal variations. Since both DC and AC signals are present at the same time, the overall collector-emitter voltage must operate such that $300 \text{ mV} < V_{CEQ} - v_{ce-peak} < V_{CC}$ and $V_{CEQ} + v_{ce-peak} < V_{CC}$, otherwise the transistor might enter in the saturation region or the signal will be limited (clipped) by the supply voltage $V_{CC}$.

ii) The AC parameters $r_p$ and $g_m$ are determined by $I_{BQ} (= I_{CQ}/\beta)$ and $I_{CQ}$, respectively. The larger the DC current gain of the transistor ($\beta$) the smaller the base current is and the larger the base-emitter resistance $r_p$ is. The collector current $I_{CQ}$ is computed from the required small signal transconductance $g_m$ which determines the amount of AC collector current generated by the AC input signal.

**AC analysis: Transistor's π-hybrid model.** The second analysis is carried out for the AC signals only. The AC signals are applied to the circuit while the DC voltage sources are shorted and the DC current sources are considered as open circuits. This is the analysis that defines all AC system parameters such as input and output impedance, current and voltage gain and power gain. The simplified AC small signal model of the amplifier of fig. 5.8b is then simplified as shown in Figure 5.11a.

Fig. 5.11. Equivalent circuit for AC analysis: a) AC equivalent short circuiting all DC voltage sources and opening the DC current sources and b) equivalent π-hybrid equivalent circuit.
The solution of this circuit can be obtained by using fundamental circuit analysis. The AC output voltage is given by the collector current times the load resistance $R_C$. The base-emitter voltage is defined by the AC input signal then the computation for the voltage gain yields,

\[
\frac{v_0}{v_{be}} = -g_m R_C = -\frac{I_{CQ} R_C}{V_{th}}
\]  \hspace{1cm} (5.15a)

Notice that the voltage gain is determined by the DC voltage drop ($I_{CQ} R_C$) of the load resistor $R_C$. As aforementioned, the larger the load resistor $R_C$, the larger the small signal voltage gain is, but notice that what really matters is the product $I_{CQ} R_C$. At room temperature, the thermal voltage is around 25 mV, hence previous equation can be simplified as

\[
\frac{v_0}{v_{be}} = -\frac{I_{CQ} R_C}{V_{th}} = -40I_{CQ} R_C
\]  \hspace{1cm} (5.15b)

This result will be routinely used in the following sections. On the other hand, it should be noticed that the input impedance at the base terminal is equal to $r_p (=V_{th}/I_{BQ})$. The smaller the base current the larger the input impedance is.

**Transistor’s Output Impedance.** Another effect present in the BJT is the collector current modulation due to the collector-emitter voltage. The collector current increases for large collector-emitter voltages because more carriers are attracted to the collector due to the higher electric field. If the base-emitter voltage is fixed, and the collector-emitter voltage is swept, we obtain the transistor’s output characteristics of the BJT. Extrapolating the current-voltage characteristics for negative collector-emitter voltages give us the so-called early voltage $V_{\text{early}}$. The early voltage (crossing by zero voltage) is little sensitive to the bias conditions, and strongly depends on the technology used. Typical early voltages are in the range of 50-100 for standalone devices. The slope of the $I_C-V_{CE}$ characteristics is defined as the transistor’s output conductance given by

\[
g_0 = \frac{I_{CQ}}{V_{\text{early}}} \frac{1}{V_{CEQ}}
\]

Fig. 5.12. $i_C-v_{CE}$ characteristics of the BJT. The slope of the curves represents the transistor’s output conductance $g_0$. 

Confidential
In the previous equation we assume that the $V_{CEQ} \ll V_{early}$, which is a realistic assumption if discrete transistors are used, but this is not necessarily the case for integrated circuits. Taking the effect of the current modulation due to $V_{CE}$ into account, a more realistic model valid for AC signals only is depicted in Fig. 5.13a. The collector emitter resistor, given by $r_{ce}=1/g_0=V_{early}/I_{CQ}$, is added. It will be evident in the following sections that this model is very useful for the analysis of common-emitter topologies wherein the emitter is connected to a DC voltage source or ground. However, for the analysis of other topologies is more convenient to use the T-model.

**Transistor’s T-model.** The T-model shown in Fig. 5.13b is based on the emitter terminal current representation rather than on the base terminal as the case of the π-model. If the transistor is analyzed from the emitter now, the current flowing through the emitter-base diode is the emitter current which is beta times the base current. Therefore the diode’s conductance seen from the emitter terminal is given by

$$g_e = \left( \frac{\partial i_E}{\partial V_{BE}} \right)_{EQ} = \frac{I_{EQ}}{V_{th}} \quad (5.17a)$$

and the emitter resistance is

$$r_e = \frac{V_{th}}{I_{EQ}} = \frac{V_{th}}{(1+\beta)I_{BQ}} = \frac{r_x}{(1+\beta)} \quad (5.17b)$$

The collector current must be modeled as current-controlled current source $i_c=\alpha i_E$. Another condition that must be added to this model is the KCL condition $i_E = i_c + i_B$. By taking these equations into account, the equivalent T-model shown in Figure 5.13b results. The collector-emitter resistance is also included.

Both models will be extensively used in the following sections. The models represent the same set of equations, and then the final results will be independent of the model used. The π-hybrid
model is very popular, but for some topologies it is easier to visualize circuit’s performances if the T-model is used.

**Practical Transistor Limitations.** The models aforementioned are valid if and only if the transistor is operating in linear region. Some practical limits of the transistor model are:

i) Transistor operating with very small collector emitter voltage (<300 mV) might operate in the non-linear saturation region. Under this condition and if the base emitter voltage is large enough (~ 0.5 – 0.8 V), the input diode is on and huge base emitter can be generated. The collector current however is almost linearly related with $V_{CE}$ since the electric field between base and emitter terminals is not strong enough to attract the minority carriers that are traveling throughout the base. As a result, the collector current can be very small compared with the emitter current; both $\alpha$ and $\beta$ current gain factors reduce drastically when the transistor is operated in saturation region. The transistor is quite inefficient if operated in that region; it is always recommended to maintain $V_{CE} > 300$ mV under all possible operating conditions.

ii) Although the exponential behavior of the collector current is valid for several decades (in many cases from 0.1 $\mu$A till 10 mA) the collector current is limited due to second order effects such as parasitic resistor embedded in the transistor, velocity saturation of the carriers, and other second order effects. These effects reduce the current efficiency of the BJT at high current levels, limiting the current-gain factor especially for power amplifier applications. Current gain factors are also sensitive to temperature variations; the current-gain factor of the BJT looks as follows:

![Fig. 5.14. Typical beta variations as function of collector current. Note that $\beta$ is sensitive to temperature variations.](image)

iii) Since all AC parameters $r_{pi}$, $g_m$ and $\beta$ are quite sensitive to temperature variations, it is critical for most of the practical applications to reduce at much as possible these variations. Normalized sensitivity of the function $H$ due to variations in $T$ is defined as

$$S_T^H = \frac{\partial H}{H \partial T} \equiv \frac{\Delta H}{\Delta T}$$

(5.18)
Therefore, the sensitivity function represents the ratio of the normalized variations of both $H$ and $T$. Sensitivity of 1 means that the normalized variations on $T$ affect in the same portion to the normalized transfer function $H$. 10% normalized temperature variations will generate 10% normalized variation in the function $H$.

iv) Very large base-emitter voltages lead to very large collector currents and huge temperature gradients. Breakdown voltages in the junctions lead to drastic increments of the collector currents as well; the breakdown voltage $V_{CE0}$ depends on the technology used, and the value can be found in the device data sheet provided by transistor’s manufacturer. It is strongly advisable not to reach the limits of power and voltages breakdown.

\[ V_{CE0} \]

\[ i_C \]

\[ V_{CE} \]

\[ V_{BEQ} \]

\[ I_{EQ} = I_S e^{V_{BEQ}/V_{th}} \] (5.19)

Solving the circuit for $I_{EQ}$ and $V_{CE}$, the following equation results

\[ V_{CC} = V_{CEQ} + I_{EQ}R_C \] (5.20)

This equation shows a linear relationship between $I_{CEQ}$ and $V_{CEQ}$, and can plot on top of the transistor output characteristics, and define the *static load line* shown in fig. 5.17a. As aforementioned, for a given $V_{BEQ}$, these equations define the operating point $Q$ ($V_{BEQ}$, $I_{EQ}$ and $V_{CEQ}$) of the amplifier, as depicted in the figure 5.17a.
Fig. 5.16. a) Common-emitter amplifier with load resistor and b) small signal equivalent circuit.

For the AC analysis, the transistor must be replaced by the small signal model while the DC voltage and current sources are made zero; by doing that and according of the superposition principle, we can identify the AC response of the device without the effects of the DC sources. The small signal model of the amplifier including the load resistor $R_L$ and the coupling capacitor $C_C$ is depicted in fig. 5.16b. The equivalent circuit can be solved using the traditional circuit analysis methods; for instance, it can be shown that the output voltage is given by

$$v_0 = -g_m R_C \left( \frac{s R_L C_C}{1 + s (R_C + R_L) C_C} \right) v_{be}$$

(5.21)

The voltage gain transfer function shows a zero at DC and a pole determined by the addition of the two resistors $R_C + R_L$ and the series capacitor. Thus all low frequency signals will be attenuated by the zero until the pole’s frequency, as discussed in chapter II. For frequencies above the pole’s frequency, the voltage gain can be approximated by a simplified solution as follows

$$\frac{v_0}{v_{be}} \approx \left( \frac{R_C R_L}{R_C + R_L} \right) g_m$$

(5.22a)

Notice that the equivalent load impedance is given by the parallel of $R_C$ and $R_L$; in fact, at high frequencies the capacitor presents very small impedance and can be replaced as a short circuit if its impedance is smaller than that of the resistors. Therefore the load impedance reduces the gain according to 5.22. Notice that 5.22a can also be expressed as

$$v_0 = -\left( \frac{R_C R_L}{R_C + R_L} \right) g_m v_{be} = \left( \frac{R_C R_L}{R_C + R_L} \right) i_c$$

(5.22b)

The implications are shown in figure 5.17b; the slope of the static load line (DC analysis) is defined by $1/R_C$ but the AC voltage gain is defined by the slope of the dynamic load line, determined by $1/R_C||R_L$ according expression 5.22b. The load impedance $R_L$ reduces the voltage gain, therefore when cascading amplifiers for the design of very high gain solutions, it is important to increase as much as possible the input impedance of the next amplifier in order not to drastically reduce the gain of the precedent stage. Notice in Fig. 5.17 that the same base-
emitter voltage produces different output signal amplitude: while the blue lines in 5.17a are mapped into collector-emitter voltage by $1/R_C$, the dynamic load produces less amplitude variations due to the effect of $R_L$.

![Fig. 5.17. Transistor’s output characteristics and load line: a) The operating point Q is defined by the selected $V_{BEQ}$, $I_{CQ}$ and $V_{CEQ}$; b) Effect of different the load resistor $R_L$ for a fixed $V_{BE}$.](image)

5.5.2. **Common-emitter amplifier with resistive biasing.**

For the simplest common-emitter amplifier, the emitter terminal is connected to ground, while the incoming signal is applied to the base terminal as depicted in Fig. 5.18a. The DC base-emitter voltage is determined by the resistors $R_1$ and $R_2$, while the input signal is AC coupled through the use of $C_B$. As a result, $V_B$ has two components: DC signal generated due to $V_{CC}$ and AC due to $v_i$.

To facilitate the analysis of this circuit, the input stage can be slightly modified using an equivalent circuit as shown in figure 5.18b. The equivalent thevenin’s voltage can be obtained by removing the BJT, and finding the voltage at node $v_B$. To this end, and assuming that the circuit is quasi-linear, we can use superposition considering first the effect of $V_{CC}$ on that node; the AC signal $v_i$ must be short circuited. Since $V_{CC}$ is a pure DC signal, the capacitor operates as an open circuit and the equivalent voltage at the base terminal is given by $V_{CC}R_2/(R_1+R_2)=V_{CC}R_B/(R_1+R_2)$. For the AC signal, we have to ground $V_{CC}$ and find the equivalent voltage at node $v_B$; the resulting thevenin’s voltage is the result of a voltage divider between the blocking capacitor $C_B$ and $R_B$. The equivalent impedance is computed by evaluating the impedance $Z_b$ seen from the base in the direction of the input signals; both $v_i$ and $V_{CC}$ must be grounded leading to an impedance consisting of $R_B||1/sC_B$. The resulting circuit is depicted in fig. 5.18b. Notice in this schematic that the effective voltage at the base of the transistor has in fact two components: one due to the $V_{CC}$ that defines transistor’s operating point, and a second one that is function of the AC signal $v_i$ to be processed.

As discussed in the previous section, the superposition principle can be applied to any linear system; hence assuming that we operate the transistor in neighborhood around the operating point, the amplifier can be approximated in that vicinity as a quasi-linear device and the DC and AC operating modes can be independently analyzed. Notice that the output signal will be composed by both DC and AC components. Let’s split the analysis of the circuit considering each signal at a time.
Fig. 5.18. a) simple common-emitter amplifier and b) simplified input stage,

Let's analyze in Fig. 5.18 the effect of the DC signal first; hence $v_i = 0$. The blocking capacitors $C_B$ and $C_C$ isolate the DC biasing of this circuit from the rest of the system since the impedance of the capacitor is extremely large at DC and low frequencies. Thus, the capacitor makes the operating point of the amplifier independent of bias conditions of other circuits connected to the other terminals of the capacitors; this is an important property of the blocking capacitors commonly exploited in multi-stage amplifiers. The DC analysis is simplified if the base-emitter junction is modeled by a fixed DC voltage source of $V_{BE} = 0.7 \, \text{V}$.

The input of the amplifier is determined by the following mesh equation

$$\frac{R_B}{R_1} V_{CC} = I_{BO} R_B + 0.7$$  \hspace{1cm} (5.23)$$

The collector current and $R_C$ defines the collector-emitter voltage as follows:

$$V_{CC} = V_{CEQ} + I_{CQ} R_C$$  \hspace{1cm} (5.24)$$

Notice that we have two equations and 4 variables: $R_1$, $R_2$, $R_C$ and $I_{CQ}$; $I_{BO} = I_{CQ}/\beta$ and should not be considered as another independent variable. In principle we have two degrees of freedom for the selection of a couple of these variables. However, the selection of both $R_C$ and $I_{CQ}$ are determined by the AC parameters, as we will see shortly; hence before using 5.23 and 5.24 for finding component values, let's do the AC analysis.
The AC analysis is carried out by shorting the DC voltage sources (and opening the DC current sources if any). The resulting circuit is shown in Fig. 5.19b. The transistor can be replaced now by the small signal model; e.g. the model shown in Fig. 5.9b for first order computations. The analysis of the resulting circuit is straightforward: the base-emitter junction is modeled by the small signal resistor $r_p$, and then the voltage $v_{be}$ is computed from Fig. 5.20 as:

$$v_{be} = \left\{ \frac{r_p}{r_p + \frac{R_B}{1+sR_BC_B}} \right\} \left( \frac{sR_BC_B}{1+sR_BC_B} \right) v_i = \left( \frac{r_p}{r_p + R_B} \right) \left( \frac{sR_BC_B}{1+(r_p \parallel R_B)C_B} \right) v_i$$

(5.25)

This equation shows that the circuit behaves as a high-pass transfer function due to the zero located at $\omega=0$ and the pole at $\omega=1/(r_p \parallel R_B)C_B$. The pole’s frequency is determined by the product of the blocking capacitor and the parallel of $R_B$ and the transistor’s input impedance $r_p$. For frequencies higher than the pole’s frequency, the transfer function tends to be 1; hence the base voltage becomes very similar to the input signal. Notice that the blocking capacitor blocks the DC voltage but also attenuates the signals with frequencies below the pole’s frequency. The pole’s frequency is given by $1/(r_p \parallel R_B)C_B$; since $R_B$ is usually much bigger than $r_p$, its value does not have too much effect on the pole’s location and pole is typically approximated as $1/r_pC_B$. However, the bigger the blocking capacitor the lower the pole’s frequency is. As a result, very large capacitors are used to push down the pole’s frequency in order not to block important low frequency components. Notice that

$$v_{be} \big|_{\omega=\omega_p} = \left( \frac{r_p}{r_p + R_B} \right) \left( \frac{R_B}{(r_p \parallel R_B)C_B} \right) v_i = v_i$$

$$\omega_p = \frac{1}{(r_p \parallel R_B)C_B} \equiv \frac{1}{r_pC_B}$$

The output voltage is determined by the small signal transconductance and load impedance composed by the load resistors $R_L$ and $R_C$ as well as the coupling capacitor $C_C$. The output voltage is found by solving the two nodal equations resulting at each side of $C_C$; since the analysis is straightforward, we do not provide the details here but it is advisable to solve the circuit and verify the following result.
\[
\begin{align*}
  v_0 &= \left( \frac{sR_L C_C}{1 + s(R_C + R_L)C_C} \right) (g_m R_C) v_{be} \\
  &= \left( \frac{sR_L C_C}{1 + s(R_C + R_L)C_C} \right) \left( \frac{sR_B C_B}{1 + s(r_\pi \| R_B)C_B} \right) \left( \frac{r_\pi}{r_\pi + R_B} \right) (g_m R_C) v_i 
\end{align*}
\]

The overall transfer function has two zeros located at DC, and two poles. The poles and zeros are generated by the use of the blocking (series) capacitors \(C_B\) and \(C_C\), respectively; these poles are located at the following frequencies:

\[
\omega_{\text{input}} = \frac{1}{(r_\pi \| R_B)C_B} \tag{5.27}
\]

and

\[
\omega_{\text{out}} = -\frac{1}{(R_C + R_L)C_C} \tag{5.28}
\]

At high frequency the impedance of the blocking capacitors decreases and for first order approximations they can be considered as short circuit elements; the high frequency gain (above the frequency of the two poles) can be obtained from equation 5.26 by making \(\omega\) large, yielding

\[
\frac{v_0}{v_i} = -g_m \left( \frac{R_C R_L}{R_C + R_L} \right) = -g_m (R_C \| R_L) \tag{5.29}
\]

The reason for this result is as follows. For frequencies such that the impedance of the blocking capacitor becomes small compared with resistors \(R_1\), \(R_2\) and \(r_\pi\), it can be considered as a short circuit. The whole input voltage appears at the base-emitter junction, and it is converted into current by the transistor’s transconductance. Similarly, at the output, the blocking capacitor \(C_C\) can be considered as short circuit, leading to the effective load impedance given by \(R_C \| R_L\); therefore equation 5.29 can be easily obtained from that approximation. The magnitude response of the circuit shown the effect of the poles and zeros on the low frequency response of the circuit is depicted in 5.21.
Fig. 5.21. Magnitude response for the common-emitter amplifier with blocking capacitors. Two poles are introduced: one defined by the input time constant, and the second one lumped to the output's time constant.

To minimize the low-frequency bandwidth limitation, the blocking capacitors must be increased as much as possible. In case $C_B$ and $C_C$ are huge (infinite in the ideal case), the frequency of the poles is very small; hence the voltage gain is obtained replacing the capacitors by short circuits, and solving the reduced equivalent circuit.

5.6 Design example: A common-emitter amplifier.

Design Example: Let’s consider the design of an amplifier with a high frequency gain of 34 dB. Let us to use the Q2N222 bipolar transistor; its small signal model is available on the SPICE parts. Some of the parameters of this transistor are:

- Beta (AC) = 150 (from BJT data sheet)
- Beta (DC) ~ 150. These parameters can be extracted from spice simulations, but lets assume they are equal to 150 from previous characterization. Take these values as a reference, but make your own transistor characterization as follows.

DC transistor’s characterization. Let us start with the characterization of the BJT. An easy setup based on two voltage sources is shown in the following figure.
Basic setup used for transistor’s characterization. For $V_{CE} > 0.3 \text{ V}$, sweeping $V_{BE}$ and measuring $I_C$, the output characteristics are generated.

The input characteristics can be obtained by fixing the collector-emitter voltage $V_{CEQ}$ to a reasonable value such that the transistor operates in linear region ($V_{CEQ} > 300 \text{ mV}$). For this case, $V_{CEQ} = 1 \text{ V}$. The base-emitter voltage is swept from 0 up to 700 mV or more, then the input characteristics are obtained. The small signal transconductance can be obtained from this plot by finding the slope around the operating point, as shown in the following plot. Please compare the value obtained from the plot and the one computed as $g_m = 40 \frac{I_C}{I_{CO}} = 48 \frac{\text{mA}}{\text{V}}$ @ $I_{CO} = 1.2 \text{ mA}$.

![Input characteristics for the selected BJT: $I_C$ vs. $V_{BE}$; $V_{CEQ} = 1 \text{ V}$ for this case.](image)
The transistor’s output characteristics are obtained if the base-emitter voltage is fixed to a value such that the desired collector current is generated, and $V_{CE}$ is swept, as depicted in the following plot. For this plot, the DC base-emitter voltage is fixed to 0.65 V, leading to a collector current of around 1.2 mA.

The transistor’s output conductance can be obtained from this plot by finding the slope of the curve with the device operating in linear region. For the example shown below, $g_0$ is around $2 \times 10^{-5}$ A/V around the operating point defined by $I_{CQ}=1.2$ mA and $V_{CEQ}=2.5$ V. The equivalent output resistance is then computed as $r_{ce}=1/ g_0 = 50 \, k\Omega$. 
Output Characteristics Zoom-in: Output resistance/conductance can be extracted from this plot.

The input impedance is obtained by plotting $i_B$ vs. $v_{BE}$, as shown in the following simulation. The transistor’s input resistance $r_{\pi}$ is $=V_{th}/I_{BQ}$ is obtained by finding the slope of the curve at the proper base-emitter voltage (0.65 V for this example).
\( I_B - V_{BE} \) characteristics for the selected BJT: Input conductance \( g_p \) and input impedance \( r_p \) (= \( 1/g_p \)) can be obtained from this plot.

Other important parameters are the static current gain \( \beta \)-DC and the dynamic current gain gain \( \beta \)-AC. The former parameter must be used for the computation of the DC-operating point, and it is defined as the ratio of \( I_{CQ} \) to \( I_{BQ} \); in the following simulation, at \( I_{CQ}=5 \) mA \( \beta \)-DC is approximately given by \( 5\text{mA}/30 \mu\text{A}=166 \). The dynamic current gain relates the AC collector current and the AC base current, therefore it has to be used whenever AC analysis is carried out. \( \beta \)-AC (=\( \Delta I_{CQ}/\Delta I_{BQ} \)) around \( I_{CQ}=5 \) mA is computed as \( 0.7\text{mA}/0.4 \mu\text{A}=175 \).

\[ \text{IC-I}_B \text{ characteristics: } \beta \text{-DC } (=I_{CQ}/I_{BQ}) \text{ and } \beta \text{-AC } (=\Delta I_{CQ}/\Delta I_{BQ}) \text{ can be obtained from this plot.} \]

### 5.6.2. Example: DESIGN PROCEDURE

A particular case of the common-emitter amplifier previously discussed is shown below. Let’s use this topology for the design on an amplifier: the required voltage gain is 34dB (53.8). In a first approximation the voltage gain is given by equation 5.29: \( |A_V|=g_mR_4=I_{CQ}*R_4/V_{ib} \), therefore

\[ I_{CQ}R_4 = 53.8*26\text{mV} = 1.4\text{V} \]

For a collector current of 1.4 mA, the required output impedance is around 1KΩ. Although the selection of the collector current is arbitrary in this example, the selection of the load impedance is quite critical and it should be selected based on the value of the input impedance of the following stage. The selection of the collector current and transistor’s \( \beta \) defines the base current and the input resistance \( r_p \), however, at this stage of the discussion we would like to focus the attention on the use of the equations aforementioned.
For a collector current $I_{CQ}=1.4$ mA, and if $\beta_{DC}$ is around 150, then $I_{BQ} = \frac{I_{CQ}}{\beta_{DC}} = 9.33 \mu A$. In a first approximation, the resistance $R_1$ connected at the transistor’s base can be computed as:

$$R_1 = \frac{5 - 0.7}{9.3 \times 10^{-6}} = 462 \ \text{K}\Omega$$

Let us simulate the circuit in SPICE and analyze the operating point (DC currents and voltages). The results are depicted in the previous schematic.

**Important Observations:**

1. Voltage drop across $R_4$ is 1.5V and we were expecting 1.4 V; then the expected voltage gain, $(= 40 I_{CQ} R_4)$ could be slightly greater (35.2 dB) than required.
2. The actual $V_{BE} = 0.655$ is less than the 0.7 V used in our previous computations. Then obviously we have to re-calculate $R_1$ accordingly.
3. Since the voltage across $R_1$ is greater than expected, the base current is greater than computed and this is the reason for the larger collector current. Before we re-calculate the amplifier’s components, let us simulate the circuit and find-out circuit’s response.
Using the SPICE AC analysis option, the following results were obtained. The circuit has a low-frequency pole; according to our previous discussion it is defined by the capacitor C1 and the parallel of R1 and $r_p$. The base resistance $r_p$ is around 2.6 kΩ and dominates the value of the input impedance, thus the location of the pole is around $1/r_p C_1 = 370$ rad/sec (= 60 Hz). The medium-band frequency gain is around 35 dB; not bad at all but the ideal gain= 34.6 dB. Let’s find out the reasons of this discrepancy.

![Graph showing frequency response]

**For the second iteration it is imperative that you check the transistor’s parameters.** This can be done in PSPICE if you analyze the OUTPUT FILE. UNDER ANALYSIS YOU CAN SELECT THE OPTION “EXAMINE OUTPUT”. This option is quite important since precise AC and DC parameters are given there! The following is a piece of the information you can find in that option.

<table>
<thead>
<tr>
<th>NAME</th>
<th>Q_Q8</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODEL</td>
<td>Q2N2222</td>
</tr>
<tr>
<td>IB</td>
<td>9.40E-06</td>
</tr>
<tr>
<td>IC</td>
<td>1.49E-03</td>
</tr>
<tr>
<td>VBE</td>
<td>6.55E-01</td>
</tr>
<tr>
<td>VBC</td>
<td>-2.85E+00</td>
</tr>
<tr>
<td>VCE</td>
<td>3.51E+00</td>
</tr>
<tr>
<td>BETADC</td>
<td>1.59E+02</td>
</tr>
<tr>
<td>GM</td>
<td>5.74E-02</td>
</tr>
<tr>
<td>RPI</td>
<td>3.04E+03</td>
</tr>
<tr>
<td>RX</td>
<td>1.00E+01</td>
</tr>
<tr>
<td>RO</td>
<td>5.15E+04</td>
</tr>
</tbody>
</table>
Use the proper $\beta_{DC}$ and $V_{BEQ}$, and find the value for $R_1$. Collector current is defined by base-emitter current, then the priority is to adjust base current based on $R_1$, $VBE$ and DC-$\beta$. In the DC-simulation that adjusting $R_1$, the collector current and collector voltage are closer to the expected DC value ($V_{CEQ\_ideal} = 3.6$ V). It is expected to have more accurate results this time. The circuit was re-simulated in SPICE, and the AC results are shown in the following plot; the AC-gain is 34.6 dB, which is close enough to our expected results.
5.6.3 Characterization procedure using SPICE and design examples.
To design a good amplifier is not an easy task, since it depends on many factors. Usually there is not a universal solution but a good engineer must be able to find a good trade-off between performances and cost in terms of power and silicon area. In most of the practical cases the solution must be tailored according to system specifications. The amplifier’s design procedure involves several fundamental steps:

i) **Understand the problem and obtain the specifications for your design.** Before you start your design, obtain the most important amplifier specs: required input impedance, required output impedance, required voltage/current/power gain, and estimate the expected signal swing at various amplifier stages. This step is fundamental for the selection of components and technologies to be used.

ii) **Characterization of transistors.** The component vendors provide the technical information of the devices; please check the specs of all components to be used. It is advisable to make a rough SPICE characterization of your active devices using the proper models.

iii) **Select proper components and devices.** This is an application dependant selection. You must be sure that both passive and active devices operate properly for the given specs; e.g. maximum frequency of operation, power dissipation, supply voltages, expected signal swing, impedance matching, etc.

iv) **THE MOST CRITICAL DECISION IS THE SELECTION OF THE OPERATING POINT.** The amplifier’s gain, frequency response and power dissipation are determined by the selected operating point; be sure that the transistor operates properly when you connect it to the previous and next stage. Very often the stand alone circuit works fine but due to finite impedances of previous and next stages the performance of the circuit is degraded.
when it is incorporated to the whole system; both DC and AC characteristics might be affected.

v) **First approximation (hand calculations).** This is the starting point for the design. We first assume a very simple model for the active devices such as $V_{BEQ}=0.7$ V for the BJT. The main goal at this stage of the design is to have a first approximation to our main target. Write down the fundamental AC equations for the selected amplifier:
   a. Input impedance
   b. Output impedance
   c. Transmission gain
   d. Poles and zeros (if needed)

vi) **Check your first design in SPICE.** Since the models we used for the hand calculations, we have to simulate our circuit in SPICE and compare both simulations and hand calculations. Check transistor’s parameters for the selected operating point, and identify the critical deviations. In case your final solution is not correct, think about the following issues:
   a. Is the selected transistor good enough for your application?
   b. Are your assumptions reasonable?
   c. Where is the main design issue?
   d. How to overcome it?

vii) **Re-evaluate your specs/assumptions/architecture.** Re-calculate all your amplifier’s components. Check the real $V_{BEQ}$ voltage for the transistor(s) and current gain (beta). Use the values given by SPICE and re-calculate all components.

viii) **Check your final design with SPICE.** You need at least 2 iterations to come up with a reasonable solution.

### 5.7. Common-emitter amplifier with emitter degeneration resistors.

The most general common-emitter configuration is shown below in Fig. 5.22. The DC operating point is more robust if additional resistors are added at the emitter terminal. As will be evident in the following discussion, these resistors make the circuit less sensitive to temperature variations and allow us to have full control on the operation point. A drawback of this topology is that the resistors $R_{E1}$ and $R_{E2}$ decrease the small signal voltage gain. A large capacitor ($C_E$) eliminates the effect of $R_{E2}$ on the voltage gain but it is used for DC stabilization. As discussed in previous sections, the AC input resistance is increased due to emitter resistance added.

![Fig. 5.22. General configuration of the common-emitter amplifier.](image-url)
5.7.2. **DC and AC equations.** The DC-equivalent circuit of the general common-emitter amplifier is shown in Fig. 5.23a. Similarly to the previous circuits, the operating point is determined by the following set of equations

\[
\left(\frac{R_B}{R_1}\right)V_{CC} = I_{BO}R_B + 0.7 + I_{EQ}(R_{E1} + R_{E2}) = 0.7 + I_{CQ}\left(\frac{R_B}{\beta} + \left(\frac{1}{\alpha}\right)(R_{E1} + R_{E2})\right)
\]

\[
R_B = R_{B1} \parallel R_{B2}
\]

\[
V_{CC} = V_{CEQ} + I_{CQ}R_C + I_{EQ}(R_{E1} + R_{E2}) = V_{CEQ} + I_{CQ}\left(R_C + \frac{R_{E1} + R_{E2}}{\alpha}\right)
\]

Fig. 5.23. Common-emitter amplifier with source degeneration: a) DC equivalent circuit and b) small signal model for AC analysis. The source resistance \(R_S\) is considered very small and it is ignored in this analysis.

The AC analysis of the topology is a bit more complex due to the resistor \(R_{E1}\) connected at the emitter of the transistor; just not to complicate the analysis of this topology, we consider the case \(R_S=0\), but it will be apparent at the end of this subsection that its effect can be easily incorporated to our results. It is easier to analyze the circuit if the T-model is used; the small signal circuit is shown in Fig. 5.23b; for first order computations we ignore the effect of the collector-emitter resistance.

To get more insight on the benefits of adding \(R_{E1}\), let us compute the input impedance of this topology. The input impedance seen through the base of the amplifier can be computed as

\[
Z_i = \frac{V_i}{I_b} = \frac{V_i}{I_e} = (1+\beta)(r_e + R_{E1}) = r_e + (1+\beta)R_{E1}
\]

(5.31)

A very desirable effect of the resistor \(R_{E1}\) is the increment of the impedance seen from the base by a factor \((1+\beta)R_{E1}\); input impedance is further increased by adding more emitter degeneration. If large input impedance is required, the resistors \(R_{B1}\) and \(R_{B2}\) must be increased as well because the total impedance seen by the input voltage source \(v_i\) is the parallel of \(Z_i\) and \(R_B\). From the small signal equivalent circuit, the amplifier’s voltage gain is determined by the following expressions.
\[ v_0 = -\alpha i_e \left( R_C \parallel R_L \right) \]  

(5.32)

and the AC emitter current is computed as

\[ i_e = \frac{v_i}{r_e + R_{E1}} = \frac{v_i}{\alpha + R_{E1}} = \frac{g_m}{\alpha + g_m R_{E1}} v_i \]  

(5.33)

Therefore, the overall voltage gain is obtained as

\[ A_V = \frac{v_0}{v_i} = -\frac{\alpha g_m \left( R_C \parallel R_L \right)}{\alpha + g_m R_{E1}} \]  

(5.34)

A drawback of the emitter degeneration (resistor \( R_{E1} \)) is that the voltage gain is reduced due to the term \( g_m R_{E1} \). Whenever we use the emitter degeneration resistor, there is a design trade-off: the larger the resistor \( R_{E1} \), the larger the input impedance is, as shown by equation 5.31, but the smaller the voltage gain is as well, as can be seen in equation 5.33. This trade-off is unavoidable in BJT based circuits, and the emitter resistance \( R_{E1} \) must be judiciously selected to satisfy input impedance constraints without too much degradation in the voltage gain.

Another benefit of the emitter degeneration is its low sensitivity to temperature variations: remember that \( \beta, g_m, r_p \) and \( r_e \) are temperature sensitive parameters. At room temperature we have the following simplified expression

\[ A_V \equiv -\frac{40*ICQ \left( R_C \parallel R_L \right)}{1+40*ICQ R_{E1}} \]  

(5.35)

Where we assume that \( \alpha \) is very close to 1. If a robust solution is required, it is advisable to design the circuit such that \( 40*ICQ R_{E1} >> 1 \) (actually 4-8 times larger than 1 is often used); in that case this expression can be further reduced, leading to the following reduced equation

\[ A_V \equiv -\frac{R_C \parallel R_L}{R_{E1}} \]  

(5.36)

This result shows that if enough emitter degeneration is used, the voltage gain is not very sensitive to the temperature’s sensitive transistor parameters such as \( r_p, r_e \) or \( g_m \). The voltage gain mainly depends on the ratio of the load impedance \( R_C \parallel R_L \) and the emitter degeneration resistance \( R_{E1} \). Although it is not clear at this stage of the course, the emitter degeneration is a kind of feedback similar to the one used in OPAMP based circuits, that leads to an overall voltage gain that depends on the ratio of auxiliary elements (feedback and input impedances attached to the OPAMP) used rather than on the parameters of the OPAMP. A design example based on this circuit is discussed in the next section.